#### **ASSIGNMENT**

# DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING TESTING AND DESIGNING OF VLSI LAB

## REPORT ON TRANSIENT ANALYSIS OF NAND and NOR GATES

Submitted by:

Name- Wasika Karim Sanaf

Id- 20101109


Section -B2

Date of submission- 4<sup>th</sup> June ,2024

```
⊈user_22@uapcad:~/wasika

                                                                    X
libManager.log
[user 22@uapcad ~]$ cd wasika
[user 22@uapcad wasika]$ ls
cds.lib cshrc.txt libManager.log qaLog.txt wasika109
[user 22@uapcad wasika]$ csh
[user 22@uapcad ~/wasika]$ source cshrc.txt
            Welcome to Cadence Tools
***************
[user 22@uapcad ~/wasika]$ virtuoso &
[1] 36319
[user 22@uapcad ~/wasika]$ *WARNING* file /home/user 22/CDS.log File is already
locked by some other process.
Qt Warning: QXcbConnection: XCB error: 1 (BadRequest), sequence: 165, resource i
d: 90, major code: 130 (Unknown), minor code: 47
```

#### FOR NAND GATE:



# Output:



```
(f) /home/user_22/simulation/wasika_Lab/NAND_gate/maestro/results/maestro/ExplorerRun.0/1/wasika_Lab_NAND_gate_1/psf/spectre.out
 File Edit Yiew Help
                                                                                                                                                                                                                              cadence
              Total: 1758.4%
Initial condition solution time: CPU = 1.482 ms, elapsed = 1.48797 ms.

Intrinsic tran analysis time: CPU = 147.588 ms, elapsed = 148.15 ms.

Total time required for tran analysis tran: CPU = 152.445 ms, elapsed = 153.019 ms, util. = 99.6%. Time accumulated: CPU = 1.43447 s, elapsed = 1.88552 s.

Peak resident memory used = 116 Mbytes.
Notice from spectre.
      70 notices suppressed.
finalTimeOP: writing operating point information to rawfile.
Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.
Opening the PSF file ../psf/modelParameter.info ... element: writing instance parameter values to rawfile.
Opening the PSF file ../psf/element.info ..
outputParameter: writing output parameter values to rawfile.
Opening the PSF file ../psf/outputParameter.info .
designParamVals: writing netlist parameters to rawfile.
Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.
Opening the PSFASCII file ../psf/primitives.info.primitives ... subckts: writing subcircuits to rawfile.
Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[01:08:21.351186] Cdslmd servers:5280@uapcad
[01:08:21.351218] Feature usage summary:
[01:08:21.351219] Virtuoso_Wulti_mode_Simulation
Aggregate audit (1:08:21 AM, Tue Jun 4, 2024):
Time used: CPU = 1.49 s, elapsed = 1.94 s, util. = 76.7%.
Time spent in licensing: elapsed = 1.08 s, percentage of total = 55.8%.
Peak memory used = 117 Mbytes.
Simulation started at: 1:08:19 AM, Tue Jun 4, 2024, ended at: 1:08:21 AM, Tue Jun 4, 2024, with elapsed time (wall clock): 1.94 s.
spectre completes with 0 errors, 0 warnings, and 13 notices.
```




## Truth-table for NAND gate:


Α	В	Y
0	0	1
0	1	1
1	0	1
1	1	0

As the truth table matches without our output, we can say that there are no errors in the designing part.

For NOR gate:



Output:





#### Truth-table:

Α	В	Output
0	0	1
1	0	0
0	1	0
1	1	0

As the result of the truth table matches with the output, we can say that there is no errors in the designing part.