

ASSIGNMENT

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

TESTING AND DESIGNING OF VLSI LAB

REPORT ON TRANSIENT ANALYSIS OF NAND and NOR GATES

Submitted by:

Name- Wasika Karim Sanaf

Id- 20101109


Section -B2

Date of submission- 4th June ,2024


```
user_22@uapcad:~/wasika
evan14
evan22
inv2
inverter
lab1_task
lab2
lab2eee
libManager.log
[user_22@uapcad ~]$ cd wasika
[user_22@uapcad wasika]$ ls
cds.lib  cshrc.txt  libManager.log  qaLog.txt  wasika109
[user_22@uapcad wasika]$ csh
[user_22@uapcad ~/wasika]$ source cshrc.txt
*****
*****      Welcome to Cadence Tools      *****
*****

[user_22@uapcad ~/wasika]$ virtuoso &
[1] 36319
[user_22@uapcad ~/wasika]$ *WARNING* file /home/user_22/CDS.log File is already
locked by some other process.
Qt Warning: QXcbConnection: XCB error: 1 (BadRequest), sequence: 165, resource i
d: 90, major code: 130 (Unknown), minor code: 47
```

FOR NAND GATE:



Output:



```

/home/user_22/simulation/wasika_lab/NAND_gate/maestro/results/maestro/ExplorerRun.0/1/wasika_lab_NAND_gate_1/psf/spectre.out
File Edit View Help cadence

Total: 1758.4%
Initial condition solution time: CPU = 1.482 ms, elapsed = 1.48797 ms.
Intrinsic tran analysis time: CPU = 147.588 ms, elapsed = 148.15 ms.
Total time required for tran analysis 'tran': CPU = 152.445 ms, elapsed = 153.019 ms, util. = 99.6%.
Time accumulated: CPU = 1.43447 s, elapsed = 1.88552 s.
Peak resident memory used = 116 Mbytes.

Notice from spectre.
70 notices suppressed.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.


Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[01:08:21.351186] CdsImd servers:5280@uapcad
[01:08:21.351218] Feature usage summary:
[01:08:21.351219] Virtuoso_Multi_mode_Simulation

Aggregate audit (1:08:21 AM, Tue Jun 4, 2024):
Time used: CPU = 1.49 s, elapsed = 1.94 s, util. = 76.7%.
Time spent in licensing: elapsed = 1.08 s, percentage of total = 55.8%.
Peak memory used = 117 Mbytes.
Simulation started at: 1:08:19 AM, Tue Jun 4, 2024, ended at: 1:08:21 AM, Tue Jun 4, 2024, with elapsed time (wall clock): 1.94 s.
spectre completes with 0 errors, 0 warnings, and 13 notices.

4 > L294 C61
```



```

Virtuoso? Studio IC23.1 - Log: /home/user_22/CDS.log.1
File Tools Options Help
Setting temp(T) = 27
Loading monte.cxt
Reusing AHDL Data dir
*Info* Data Directory =
/home/user_22/simulation/wasika_lab/NAND_gate/maestro/results/maestro/ExplorerRun.0/psf/
wasika_lab_NAND_gate_1
Resetting statistical vars
*Info* Setting parameter values ...
Setting var temperature = "27"
Setting temp(T) = 27
*Info* Netlist Directory =
/home/user_22/simulation/wasika_lab/NAND_gate/maestro/results/maestro/ExplorerRun.0/1/
wasika_lab_NAND_gate_1/netlist
*Info* Data Directory =
/home/user_22/simulation/wasika_lab/NAND_gate/maestro/results/maestro/ExplorerRun.0/1/
wasika_lab_NAND_gate_1
Reusing AHDL Data dir
generate netlist...
Loading hnlInit.cxt
Loading seCore.cxt
Initializing the control file using cp:
cp /home/cadence/Inx/IC231/tools.inx86/dfl/etl/si/control.spectre /home/user_22/simulation/wasika_lab/
NAND_gate/maestro/results/maestro/ExplorerRun.0/1/wasika_lab_NAND_gate_1/netlist/control
Copying Spectre source file 'spectre.inp'
Copying Spectre command file 'spectre.sim'
Begin Incremental Netlisting Jun  4 01:08:16 2024
Loading json.cxt
End netlisting Jun  4 01:08:16 2024

Netlisting Statistics:
Number of components: 7
Elapsed time: 0.0s
Errors: 0 Warnings: 0
...successful.
compose simulator input file...
...successful.
Optimize Single Point Run netlisting done. Simulation started...
Loading stats.cxt


```

Truth-table for NAND gate:

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

As the truth table matches without our output, we can say that there are no errors in the designing part.

For NOR gate:



Output:

```

[C] Virtuoso? Studio IC23.1 - Log: /home/user_22/CDS.log.1
File Tools Options Help
cadence

Resetting statistical vars
*Info* Setting parameter values ...
Setting var temperature = "27"
Setting temp(T) = 27
Loading monte.cxt
Reusing AHDL Data dir

*Info* Data Directory =
/home/user_22/simulation/wasika_lab/NOR_gate/maestro/results/maestro/ExplorerRun.0/psf/wasika_lab_NOR_gate_2

Resetting statistical vars
*Info* Setting parameter values ...
Setting var temperature = "27"
Setting temp(T) = 27

*Info* Netlist Directory =
/home/user_22/simulation/wasika_lab/NOR_gate/maestro/results/maestro/ExplorerRun.0/1/wasika_lab_NOR_gate_2/netlist

*Info* Data Directory =
/home/user_22/simulation/wasika_lab/NOR_gate/maestro/results/maestro/ExplorerRun.0/1/wasika_lab_NOR_gate_2

Reusing AHDL Data dir
generate netlist...
Loading hdlInit.cxt
Loading seCore.cxt
Initializing the control file using cp:
cp /home/cadence/lnx/IC231/tools.lnx86/dtII/etc/si/control.spectre /home/user_22/simulation/wasika_lab/NOR_gate/maestro/results/maestro/
ExplorerRun.0/1/wasika_lab_NOR_gate_2/netlist/control
Copying Spectre source file 'spectre.inp'
Copying Spectre command file 'spectre.sim'
Begin Incremental Netlisting Jun  4 01:35:17 2024
Loading json.cxt
End netlisting Jun  4 01:35:17 2024

Netlisting Statistics:
  Number of components: 7
  Elapsed time: 0.0s
Errors: 0 Warnings: 0
...successful.
compose simulator input file...
...successful.
Optimize Single Point Run netlisting done. Simulation started...
Loading stats.cxt

```





```

/home/user_22/simulation/wasika_lab/NOR_gate/maestro/results/maestro/ExplorerRun.0/1/wasika_lab_NOR_gate_2/psf/spectre.out
File Edit View Help
cadence

4 (100.0 %) 5 (100.0 %) 6 (100.0 %) 7 (100.0 %)
8 (100.0 %) 9 (100.0 %) 10 (100.0 %) 11 (100.0 %)
12 (100.0 %) 13 (100.0 %) 14 (100.0 %) 15 (100.0 %)
16 (3.9 %) 17 (5.3 %) 18 (39.7 %) 19 (9.1 %)
20 (8.3 %) 21 (9.9 %) 23 (4.6 %) 24 (9.1 %)
25 (80.5 %) 27 (8.3 %) 28 (17.2 %) 29 (22.4 %)
31 (2.3 %)
Total: 1821.9%
Initial condition solution time: CPU = 1.309 ms, elapsed = 1.31416 ms.
Intrinsic tran analysis time: CPU = 141.662 ms, elapsed = 142.318 ms.
Total time required for tran analysis: CPU = 145.994 ms, elapsed = 146.65 ms, util. = 99.6%.
Time accumulated: CPU = 1.42272 s, elapsed = 1.37886 s.
Peak resident memory used = 116 Mbytes.

Notice from spectre.
90 notices suppressed.

FinalTimeOP: writing operating point information to rawfile.
Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.
Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.
Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.
Opening the PSF file ../psf/outputParameter.info ...
DesignParamVals: writing netlist parameters to rawfile.
Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.
Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.
Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[01:35:22.267467] Cdsind servers:5280@uapcad
[01:35:22.267506] Feature usage summary:
[01:35:22.267506] Virtuoso_Multi_mode_simulation

Aggregate audit (1:35:22 AM, Tue Jun 4, 2024):
Time used: CPU = 1.47 s, elapsed = 1.43 s, util. = 103%.
Time spent in licensing: elapsed = 79.7 ms, percentage of total = 5.56%.
Peak memory used = 116 Mbytes.
Simulation started at: 1:35:20 AM, Tue Jun 4, 2024, ended at: 1:35:22 AM, Tue Jun 4, 2024, with elapsed time (wall clock): 1.43 s.
spectre completes with 0 errors, 0 warnings, and 12 notices.
```

Truth-table:

A	B	Output
0	0	1
1	0	0
0	1	0
1	1	0

As the result of the truth table matches with the output, we can say that there is no errors in the designing part.