

Common-Centroid Layout for Active and Passive Devices: A Review and the Road Ahead

Nibedita Karmokar†, Meghna Madhusudan†, Arvind K. Sharma†,
Ramesh Harjani†, Mark Po-Hung Lin‡, Sachin S. Sapatnekar†

†University of Minnesota, USA

‡National Yang Ming Chiao Tung University, Taiwan


ASPDAC 2022




UNIVERSITY OF MINNESOTA
Driven to Discover®

Background


- Analog circuits
 - Often use large-sized devices/passives
 - Divided into unit structures laid out in an array
 - Sensitive to differential mismatch
 - Process variations are a major contributor




Common centroid




Differential pair
[Sharma, DATE21]



Interdigitated



[Spanos, ISQED05]






[Karmokar, DATE22]




Variation Models

- Die-to-die variations
- Within-die random variations
 - Uncorrelated
 - Spatially correlated
- Systematic variations
 - Gradient variations
 - Layout-dependent effects (LDEs)



(a) SA and SB parameters for LOD effect.



(b) OD width and spacing, gate pitch, and well proximity effects.
[Sharma, ICCAD21]




Common-Centroid Layout

- Set the centroid of unit cells of A to be the same as that of B

$$\frac{1}{s_A} \sum_{i=1}^{s_A} x_1^A = \frac{1}{s_B} \sum_{i=1}^{s_B} x_2^B$$



- Can be extended to more devices
- Cancels out systematic process gradients



$$\Delta P = \mathcal{S}_p \Delta p$$



$$\Delta p = \alpha \cdot x$$

$$\Delta P = \alpha \mathcal{S}_p \cdot x$$




Trends in FinFET Technologies and Beyond

- High wire/via resistances
 - Bends discouraged
- Unidirectional transistors
- Gridded, unidirectional wires
- “Unit cells” for transistors
- Self-heating/electromigration issues




[anandtech.com]



[Hou, ISSCC2017]


Capacitor Layout

- Types of capacitors



- Systematic mismatch

Process gradients



$$C_k^* = \sum_k C_u \frac{t_0}{t_k}$$

where $t_k = t_0 + \gamma(x_k \cos \theta + y_k \sin \theta)$

$$M_{sys} = \max_{p,q \in \{1, \dots, n\}, p \neq q} \left| \frac{(C_p^*/C_q^*) - (C_p/C_q)}{(C_p/C_q)} \right|$$

Random Mismatch

- Correlation function

$$\rho_s(r) = (\rho_0)^r$$


- For $C_p = p C_u, C_q = q C_u$

$$\rho_{pq} = \frac{Cov(p, q)}{\sigma_p \sigma_q}$$

- Metrics

$$\rho_{avg} = \frac{1}{C(t, 2)} \sum_{p=1}^{t-1} \sum_{q=p+1}^t \rho_{pq}$$


$$M_{rand} = \max_{p, q \in \{1, \dots, n\}, p \neq q} var \left(\frac{C_p}{C_q} \right)$$



[Karmokar, DATE22]

Circuit Performance Metrics

- Charge-sharing DAC






$$DNL_i = \frac{V_{OUT}(i+1) - V_{OUT}(i) - V_{LSB}}{V_{LSB}}, \forall i = 0, \dots, 2^{N-1}.$$

$$INL_i = \frac{V_{OUT}(i) - V_{OUT}^{ideal}(i)}{V_{LSB}}, \forall i = 0, \dots, 2^{N-1}.$$


CC Capacitor Layout Methods

- Heuristic
 - No guarantee of optimality (and sometimes correctness)
- ILP
 - Place unit capacitors and wires into “slots”
- Structured methods
 - Chessboard layout




[Burcea, TCAD15]

- Iterative methods
 - Simulated annealing based perturbation of pair sequences with routability analysis



FinFET-based CC Capacitor Layouts


- High via counts lead to high resistance → high RC delays → low 3dB frequency
- Alternative layout styles that reduce via counts are preferred
 - Chessboard layouts achieve good dispersion, high via count
 - Block chessboard (BC) layouts achieve a good compromise



(a) Spiral



(b) Chessboard



(c) BC (coarser)




(d) BC (finer)


[Karmokar, DATE22]

Transistor Layout

- Layout-dependent effects (LDEs)



(a) SA and SB parameters for LOD effect.




(b) OD width and spacing, gate pitch, and well proximity effects.

$$\Delta V_{th} \propto \frac{1}{LOD} = \sum_{i=1}^n \left(\frac{1}{SA_i + 0.5L_g} + \frac{1}{SB_i + 0.5L_g} \right)$$





- Diffusion sharing

- Diffusion breaks require spaces, can create asymmetries




- Transistor CC placement to maximize diffusion sharing

CC Transistor Placement






Placement is followed by EM-aware/IR-drop-aware routing

[Sharma, ICCAD21]




When is CC Layout (Un)necessary?




CC is not beneficial when layout size $\ll R_L$

When is CC Layout (Un)necessary?

- LDEs affect the mean value: CC does not match LDEs



$$V_{th} \propto \frac{1}{LOD} = \sum_{i=1}^n \left(\frac{1}{SA_i + 0.5L_g} + \frac{1}{SB_i + 0.5L_g} \right)$$





[Sharma, DATE21]





When is CC Layout (Un)necessary?

- Impact of parasitics



Optimal Layouts May Differ from Block to Block



Conclusion

- CC layout is important in canceling systematic variations
- CC layout styles for transistor and passive arrays are widely used
- In FinFET technologies
 - Must be aware of correlation lengths
 - Must be aware of wire/via resistances
 - Avoid diffusion breaks
 - Consider alternatives to CC due to LDEs, wire parasitics, layout size