## **CSC 411**

Computer Organization (Spring 2024) Lecture 21: Adders and ALUs

Prof. Marco Alvarez, University of Rhode Island


## **Adders**

## **Disclaimer**


Some figures and slides are adapted from:

Computer Organization and Design (Patterson and Hennessy)

The Hardware/Software Interface



## 1-bit half-adder




- ► For now, lets ignore the carry-in bit
  - add two bits (A, B) and output (S) and carry-out (C)

Write a boolean expression for C?


Write a boolean expression for S?





## 1-bit adder


Now consider the carry-in bit



	ns	Outpi		inputs	
Comments	Sum	CarryOut	Carryin	b	а
0 + 0 + 0 = 00 <sub>two</sub>	0	0	0	0	0
$0 + 0 + 1 = 01_{two}$	1	0	1	0	0
$0 + 1 + 0 = 01_{two}$	1	0	0	1	0
0 + 1 + 1 = 10 <sub>two</sub>	0	1	1	1	0
1 + 0 + 0 = 01 <sub>two</sub>	1	0	0	0	1
1 + 0 + 1 = 10 <sub>two</sub>	0	1	1	0	1
1 + 1 + 0 = 10 <sub>two</sub>	0	1	0	1	1
$1 + 1 + 1 = 11_{tuo}$	1	1	1	1	1


Write a boolean expression for Cout?


Write a boolean expression for S?





# 















## Adding slt to 32-bit ALU

- slt instruction produces 1 if rs1 < rs2, and 0 otherwise</p>
- ► All outputs should be 0
  - except for the LSB, which can be 1 or 0 depending on the comparison
- Can use an input **Less** equal to zero for all ALUs
  - except the LSB's which receives this input from the Sum value of the MSB's adder (see next slide)
  - insight comes from the formula below, if a b < 0 then a < b
    - argument only works if the result does not overflow

 $(a-b<0) \Rightarrow (a-b)+b<0+b \Rightarrow a< b$ 



### **Overflow detection**


- A simple check for overflow during addition
  - compare the carry-in of the most significant bit (MSB) with the carry-out of the MSB
  - if both are different, overflow has occurred

٠,٠		OIII	Out	
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

A B Cin Cout S

carry_in 🛶	Overflow
carry_out	Overnow

Bnegate Operation Operation	Checking if two inputs
a0 — CarryIn ALU0 Less CarryOut	contain the same values (as in <b>beq</b> ) can be done by performing $a-b$ and checking the
a1 — Carryln b1 — ALU1 Less CarryOut	result is all zeros. $(a-b=0) \Rightarrow a=b$ $\longrightarrow z_{\text{ero}}$
a2 CarryIn b2 ALU2 Less CarryOut	
CarryIn Result31	
b31— ALU31 Set	→ Overflow




# Symbol used to represent the ALU ALU operation ALU operation ALU operation CarryOut CarryOut

# Delays


## **Delays** in combinational circuits

- Circuit continually responds to input changes
- Outputs are calculated after some delay



## **Example: 1-bit equality**

- What is the total delay?
  - assume NOT takes 1.1 units of time, AND takes 3.9, and OR takes 4.5



The delay of a circuit is primarily determined by its "critical path", the path between an input and output with the maximum propagation delay

Image credit: CSC 252: Computer Organization: Lecture 11, University of Rochester

## **Example: 61-bit equality**

What is the total delay?





Image credit: CSC 252: Computer Organization: Lecture 11, University of Rocheste

## 16-bit ALU using carry looked

- 4-bit ALUs connected with a carry-lookahead unit
  - requires 2+2+1 gate delays
- A ripple carry ALU would take 16 \* d gate delays



## **Delays in ripple carry ALUs**

- Carry bit propagates from the LSB to the MSB sequentially
  - total delay is proportional to the number of bits (e.g., 32) and the delay of each full 1-bit ALU cell (d), and can be expressed 32\*d
  - each cell introduces a certain amount of delay (d), and this delay accumulates as the carry bit ripples through the chain
  - technically, it should be possible to compute the result by going through only 2 gates
    - · remember any logic equation can be expressed as the sum of products
    - however, it may need many parallel gates and each gate may have a very large number of inputs
- To address this limitation, other carry propagation schemes are often used
  - · e.g., carry-lookahead or carry-select
  - these more advanced architectures can achieve a logarithmic or constant-time delay, independent of the word size, at the cost of increased circuit complexity