CSC 411

Computer Organization (Spring 2024)
Lecture 17: Arithmetic operations and SIMD instructions

Prof. Marco Alvarez, University of Rhode Island


Addition/subtraction

Disclaimer


Some figures and slides are adapted from:

Computer Organization and Design (Patterson and Hennessy)

The Hardware/Software Interface



Integer addition



- Overflow
 - two positive operands, overflow if result's most significant bit is 1
 - two negative operands, overflow if result's most significant bit is 0
 - · positive and negative operands, no overflow
- Subtraction
 - just add negative/positive counterpart of the second operand invert all bits and add 1

Practice

Using 8 bits add:

00111001 01100

Did overflow happened?

Operation	Operand A	Operand B	Result indicating overflow
A + B	≥0	≥ 0	< 0
A + B	< 0	< 0	≥ 0
A – B	≥ 0	< 0	< 0
A – B	< 0	≥ 0	≥ 0

Multiplication


Warming-up

Multiplicand				1	0	0	0
Multiplier			Х	1	0	0	1
				1	0	0	0
			0	0	0	0	
		0	0	0	0		
	1	0	0	0			
Product	1	0	0	1	0	0	0

Practice


Using 4 bits multiply:


1011



Example

Iteration	Step	Multiplier	Multiplicand	Product
0	Initial values	0011	0000 0010	0000 0000
1	1a: 1 ⇒ Prod = Prod + Mcand	0011	0000 0010	0000 0010
	2: Shift left Multiplicand	0011	0000 0100	0000 0010
	3: Shift right Multiplier	0001	0000 0100	0000 0010
2	1a: 1 ⇒ Prod = Prod + Mcand	0001	0000 0100	0000 0110
	2: Shift left Multiplicand	0001	0000 1000	0000 0110
	3: Shift right Multiplier	0000	0000 1000	0000 0110
3	1: 0 ⇒ No operation	0000	0000 1000	0000 0110
	2: Shift left Multiplicand	0000	0001 0000	0000 0110
	3: Shift right Multiplier	0000	0001 0000	0000 0110
4	1: 0 ⇒ No operation	0000	0001 0000	0000 0110
	2: Shift left Multiplicand	0000	0010 0000	0000 0110
	3: Shift right Multiplier	0000	0010 0000	0000 0110





Division

Warming-up


Quotient					1	0	0	1			
Divisor/Dividend	1	0	0	0	1	0	0	1	0	1	0
					1	0	0	0			
								1	0		
								1	0	1	
								1	0	1	0
							-	1	0	0	0
Remainder										1	0


Practice


Divide 1 0 1 1 0 0 by 1 1


Division

- ► Check for 0 divisor
- Long division approach
 - if divisor <= dividend bits
 - 1 bit in quotient, subtract
 - otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - do the subtract, and if remainder goes < 0, add divisor back
- Signed division
 - · divide using absolute values
 - adjust sign of quotient and remainder as required











FP Addition

- ► FP adder hardware
 - much more complex than integer adders
 - usually takes several clock cycles, but can be pipelined
 - designing hardware to perform FP addition in one clock cycle would make it to long, penalizing all other less complex instructions with a slower clock




Practice

- 0.5 + -0.4375
 - · binary format
 - $1.000 \times 2^{-1} + -1.110 \times 2^{-2}$
 - shift number with smaller exponent to match the other
 - $1.000 \times 2^{-1} + -0.111 \times 2^{-1}$
 - add significands
 - $1.000 \times 2^{-1} + -0.111 \times 2^{-1} = 0.001 \times 2^{-1}$
 - normalize result and check for overflow/ underflow
 - 1.000×2^{-4}
 - · round and renormalize if necessary
 - 1.000×2^{-4} (no change)
 - 0.0625




FP Adder

- The exponent of one operand is subtracted from the other using the small ALU to determine which is larger and by how much;
- This difference controls the three multiplexors; they select the larger exponent, the significand of the smaller number, and the significand of the larger number. The smaller significand is shifted right, and then the significands are added together using the big ALU;
- The normalization step then shifts the sum left or right and increments or decrements the exponent;
- Rounding then creates the final result, which may require normalizing again to produce the actual final result.




FP Multiplication

- FP multiplier is of similar complexity to FP adder
 - uses a multiplier for significands instead of an adder
- FP arithmetic hardware usually performs:
 - addition, subtraction, multiplication, division, reciprocal, square-root
 - floating point / integer conversions
- Takes several clock cycles, but can be pipelined



Practice

- 0.5×-0.4375
 - · binary format
 - $1.000 \times 2^{-1} \times -1.110 \times 2^{-2}$
 - · add exponents
 - unbiased: -1 + -2 = -3
 - biased: (-1+b)+(-2+b)-b=-3+b
 - · multiply significands
 - $1.000 \times 1.110 = 1.110 \Rightarrow 1.110 \times 2^{-3}$
 - check result is normalized and check the exponent for overflow/underflow
 - 1.110×2^{-3} (no change)
 - · round and renormalize if necessary
 - 1.110×2^{-3} (no change)
 - · make the sign negative if necessary
 - -1.110×2^{-3}
 - −0.21875



An f-register can hold either a single-precision floating-point number or a 32 floating-point f0-f31 double-precision floating-point numbe Memory[0], Memory[4], Accessed only by data transfer instructions. RISC-V uses byte addresses, memory words Memory[4,294,967,292] so sequential word accesses differ by 4. Memory holds data structures, arrays, and spilled registers. **RISC-V floating-point** assembly language FP add (single precision) FP subtract single FP subtract (single precision) fmul.s f0, f1, f2 f0 = f1 * f2FP multiply single FP multiply (single precision) FP divide single FP divide (single precision) FP square root single fsqrt.s f0, f1 $f0 = \sqrt{f1}$ fadd.d f0, f1, f2 f0 = f1 + f2FP square root (single precision) FP add double FP add (double precision) FP subtract double FP subtract (double precision FP multiply double FP multiply (double precision) FP divide double fdiv.d f0, f1, f2 | f0 = f1 / f2 |FP divide (double precision) FP square root double FP square root (double precision) FP equality single x5 = 1 if f0 == f1, else 0 FP comparison (single precision) FP less than single FP comparison (single precision) FP less than or x5 = 1 if f0 <= f1, else 0 FP comparison (single precision) equals single FP equality double x5 = 1 if f0 == f1, else 0 | FP comparison (double precision) x5 = 1 if f0 < f1, else 0 FP comparison (double precision) FP less than double x5 = 1 if f0 <= f1, else 0 FP comparison (double precision) FP less than or equals double flw f0, 4(x5) f0 = Memory[x5 + 4]FP load word Load single-precision from memory FP load doubleword fld f0, 8(x5) f0 = Memory[x5 + 8]Load double-precision from memory fsw f0, 4(x5) FP store word Memory[x5 + 4] = f0Store single-precision from memory Memory[x5 + 8] = f0fsd f0, 8(x5) Store double-precision from memory

RISC-V floating-point operands

Arithmetic for multimedia (SIMD)

SIMD instructions

- Graphics and media processing operate on values of 8-bit and 16-bit lengths
 - can use a 128-bit adder (with partitioned carry chain) and perform operations in parallel — e.g. sixteen 8-bit operations, eight 16-bit operations, or four 32-bit operations
- SIMD (single-instruction, multiple-data)
 - a.k.a. data level parallelism, vector parallelism

