


CSC 411

Computer Organization (Spring 2024)

Lecture 19: Introduction to logic design

Prof. Marco Alvarez, University of Rhode Island

Context




Disclaimer


Some figures and slides are adapted from:

Computer Organization and Design (Patterson and Hennessy)

The Hardware/Software Interface



Computing systems today




Flexible: Can execute any program
Easy to program & use

Not the best performance & efficiency



Efficient & High performance
(Usually) Difficult to program & use
Inflexible: Limited set of programs

All Computers are Built Upon the Same Building Blocks

Transistors




Apple's M3



Transistors

‣ MOS transistors


- Metal-Oxide-Semiconductor transistors
- **fundamental building block** of computers



‣ Structure

- **substrate**: semiconductor region that forms the base of the transistor (typically made of silicon)
- **gate**: thin metallic layer insulated from the substrate by a thin layer of oxide
- **source**: a doped region on one side of the substrate where current enters the transistor
- **drain**: a doped region on the other side of the substrate where current exits the transistor
- the type of doping (p-type or n-type) determines whether the transistor is an N-type P-type transistor

Switches




Transistors act as switches and can be combined to implement logic gates


Types of MOS transistors

‣ Two types of MOS transistors

- operate as switches



If the gate is supplied with a **high** voltage, the connection from source to drain acts like a piece of wire



If the gate is supplied with **zero** voltage, the connection from source to drain acts like a piece of wire

CMOS transistors

- **CMOS (complementary MOS)**
 - combines two types of transistors: **n-type** and **p-type**
 - low power consumption, high noise immunity, scalability for higher integration densities
- **CMOS technology in modern processors**
 - CMOS logic gates are used to implement various functional units (e.g., ALU, control unit)
- **CMOS technology in memory chips**
 - CMOS technology is used in static RAM (SRAM) and dynamic RAM (DRAM) chips


Logic gates

Logic design basics

- Information encoded in binary (basis of logic design)
 - low voltage = 0
 - high voltage = 1
- Logic gates
 - implement simple **boolean** functions
 - can be built using CMOS transistors
- CMOS technology
 - complementary MOS (use both n-type and p-type transistors)

Practice

- How many transistors are used?
- What are their types?
- What does this circuit do?




NOT gate

- The NOT gate is also called an **inverter**
 - output zero voltage if input is high voltage
 - output high voltage if input is zero voltage
- Truth table
 - shows the output for all possible inputs (using binary notation)

In	Out
0	1
1	0


$$Y = \bar{A}$$



Practice

- How many transistors are used?
- What does this circuit do?

A	B	P1	P2	N1	N2	Y





NAND gate

- P-type transistors are in parallel

- only one must be "closed" (conducting) to pass current and pull the output high

- N-type transistors are connected in series


- both n-type transistors must be "closed" (conducting) to pull the output low



$$Y = \overline{AB}$$

AND gate

- Combining a NAND gate with a NOT gate





$$Y = AB$$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

NOR gate

- P-type transistors are connected in series
- N-type transistors in parallel



$$Y = \overline{A + B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Logic gates (notation)

Buffer	AND	OR	XOR																																																			
<table border="1"><thead><tr><th>A</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></tbody></table>	A	Z	0	0	1	1	<table border="1"><thead><tr><th>A</th><th>B</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table>	A	B	Z	0	0	0	0	1	0	1	0	0	1	1	1	<table border="1"><thead><tr><th>A</th><th>B</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table>	A	B	Z	0	0	0	0	1	1	1	0	1	1	1	1	<table border="1"><thead><tr><th>A</th><th>B</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	A	B	Z	0	0	0	0	1	1	1	0	1	1	1	0
A	Z																																																					
0	0																																																					
1	1																																																					
A	B	Z																																																				
0	0	0																																																				
0	1	0																																																				
1	0	0																																																				
1	1	1																																																				
A	B	Z																																																				
0	0	0																																																				
0	1	1																																																				
1	0	1																																																				
1	1	1																																																				
A	B	Z																																																				
0	0	0																																																				
0	1	1																																																				
1	0	1																																																				
1	1	0																																																				
Inverter	NAND	NOR	XNOR																																																			
<table border="1"><thead><tr><th>A</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></tbody></table>	A	Z	0	1	1	0	<table border="1"><thead><tr><th>A</th><th>B</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	A	B	Z	0	0	1	0	1	1	1	0	1	1	1	0	<table border="1"><thead><tr><th>A</th><th>B</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	A	B	Z	0	0	1	0	1	0	1	0	0	1	1	0	<table border="1"><thead><tr><th>A</th><th>B</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table>	A	B	Z	0	0	1	0	1	0	1	0	0	1	1	1
A	Z																																																					
0	1																																																					
1	0																																																					
A	B	Z																																																				
0	0	1																																																				
0	1	1																																																				
1	0	1																																																				
1	1	0																																																				
A	B	Z																																																				
0	0	1																																																				
0	1	0																																																				
1	0	0																																																				
1	1	0																																																				
A	B	Z																																																				
0	0	1																																																				
0	1	0																																																				
1	0	0																																																				
1	1	1																																																				

NAND and NOR are universal. Can implement any function with NAND or just NOR gates.

Practice

- Draw NOT, AND, and OR gates only using NAND and/or NOR gates

