SILVANFORGE: A Schedule Guided Retargetable Compiler for Decision Tree Inference

Abstract

The rapid proliferation of machine learning together with the accelerating evolution of the hardware ecosystem has led to a surge in the demand for model inference on a variety of hardware. This paper is motivated by the problems encountered when targeting inference of decision tree based models, the most popular models on tabular data, to run at peak performance on diverse CPU and GPU targets. Existing solutions are neither portable nor achieve the best possible performance for the specific hardware they target because they do not explore different optimization configurations.

We present Silvanforge, a schedule-guided, retargetable compiler for decision tree based models that searches over several optimization choices and automatically generates high-performance inference routines for CPUs and GPUs. Silvanforge has two core components. The first is a scheduling language that encapsulates the optimization space for decision tree inference, and techniques to efficiently explore this space. The second is an optimizing retargetable compiler that can generate code for any specified schedule. Silvanforge's ability to use different data layouts, loop structures and caching strategies enables it to achieve portable performance.

We evaluate Silvanforge on several hundred decision tree models across different batch sizes and target architectures. We find that our schedule exploration strategy is able to quickly find near-optimal schedules. In terms of performance, Silvanforge generated code is an order of magnitude faster than XGBoost and about 2-5× faster on average than RAPIDS FIL and Tahoe over several batch sizes. While these systems only target NVIDIA GPUs, Silvanforge achieves competent performance on AMD GPUs as well. On CPUs, Silvanforge is able to outperform Treebeard by up to 5× by utilizing additional sources of parallelism at small batch sizes.

ACM Reference Format:

1 Introduction

We are in the midst of a hardware revolution, a new golden age for computer architecture [25]. The last decade has seen a shift in architectural paradigms, with the rise of GPUs and accelerators. This shift has been driven by the necessity to innovate in the post Moore's law and Dennard's scaling era. This transformation has also played a significant role in the success of modern deep learning models, as they enable

scaling training and inference to models with billions of parameters across a massive number of threads. Such scalability would be essential for all performance critical applications, including other machine learning models that need to scale with increasing data sizes and model complexities.

Decision forest models remain the mainstay for machine learning over tabular data [24, 47]. Their robustness, interpretability, and ability to handle missing data make them a popular choice for a wide range of applications[15, 20, 30, 31, 38, 48]. The Kaggle AI report for 2023 [1] highlights the continuing dominance of gradient boosted trees as the algorithm of choice for tabular data. It also estimates that between 50% and 90% of practicing data scientists use tabular data as their primary type of data in their professional setting. This has also been observed in other surveys [2, 41]. Recent work has noted that the cost of inference is the most critical factor in the overall cost of deploying a machine learning model [8, 36]. This is because, in production settings, each model is trained once and often used for inference millions of times. Further, inference is run on a variety of hardware platforms, ranging from low to high-end CPUs and GPUs. This paper is motivated by the need to accelerate decision tree inference to achieve portable performance on commodity platforms with CPUs and GPUs.

Decision forest models are composed of a large collection of decision trees (typically 100–1000), and inference involves traversing down each tree in the forest and aggregating the predictions. Inference is typically done in a batched setting, where multiple inputs are processed simultaneously. Despite the simplicity of the model and the availability of multiple sources of coarse-grain parallelism (parallelism across inputs in a batch and parallelism across trees), existing systems do not consistently scale well across different models even on the limited set of targets they support.

Evaluation on a diverse set of models highlights that the best implementation often requires a careful composition of many optimization strategies like data layout optimizations, loop transformations, parallelization, and memory access optimizations. Existing systems today are mostly library based, and only support a predefined combination of optimizations and typically only target a single platform. XGBoost [18] uses a sparse representation for the model and a loop structure that processes one tree for a block of rows before moving to the next tree. RAPIDS FIL [6] uses a reorg representation and partitions trees across a fixed number of threads. Tahoe [54] uses a variation of the reorg representation and has four predefined inference strategies from which it picks one based on an analytical model. All these systems are CUDA based

1

and only work on NVIDIA based GPUs. TREEBEARD, the state-of-the-art decision tree model compiler for CPUs built using the MLIR infrastructure [32], supports two fixed loop structures and does not scale well with increasing number of threads. Additionally, it lacks GPU specific optimizations that are critical to scale performance to massive number of threads. TODO Shouldn't we reverse this? First say no GPU support and then the scaling issue.

This paper presents SILVANFORGE, a novel schedule guided compilation infrastructure for decision tree inference on multiple hardware targets. SILVANFORGE is able to generate highperformance code for decision tree inference by exploring a large optimization space. This is achieved by a compilation framework consisting of a custom scheduling language that can represent a wide range of implementation strategies and techniques to efficiently explore the optimization space. We demonstrate that the language is is capable of expressing all optimizations proposed by prior work and more. Further, our schedule exploration heuristic can quickly find a near optimal schedule for the model being compiled. The second component of SilvanForge is a retargetable multi-level compiler that can generate efficient code for any specified schedule for both CPUs and GPUs. For this purpose, we re-architect Treebeard to support schedule-guided code generation, and incorporate several new optimizations that are critical to target GPUs. These two components of the proposed SilvanForge compiler infrastructure are intertwined, each benefitting from the other.

We evaluated Silvanforge on a large number of synthetic and real-world benchmark models and compared against state-of-the-art systems RAPIDS [10], Tahoe [54], XGBoost [18] and Treebeard [40]. While these systems can only run on specific hardware, Silvanforge outperforms all these systems while providing portable performance across a range of target hardware. The geomean speedup (across all benchmarks) of Silvanforge over Tahoe and RAPIDS is in the range 2–5× over several batch sizes. The geomean speedup over XGBoost is more than 10×. Silvanforge also enables better scalability on CPUs by parallelizing across multiple dimensions. We also demonstrate that Silvanforge's scheduling heuristic is able to find near-optimal schedules in less than 30 seconds on average.

In summary, this paper makes the following contributions.

- We identify that there are many different ways to implement decision tree inference and that the best implementation depends both on the model and the target.
 We design a scheduling language that allows us to represent this solution space.
- We propose a retargetable compiler that can generate code as specified by the schedule. The compiler also includes new abstractions for caching, reduction and representing models in memory. These are critical to generate efficient GPU code.

- The scheduling language can represent an unbounded number of schedules. We design and implement techniques to search over this space and find high-performance schedules in tens of seconds.
- We exhaustively evaluate SILVANFORGE and report that it achieves portable performance across a range of hardware targets and consistently outperforms stateof-the-art decision tree inference frameworks for both CPU and GPU.

2 Motivation

In this section, we first motivate our work by showing how a model can be compiled in different ways and subsequently, show the drastic performance difference across these variants for real benchmarks.

2.1 Motivating Example



Figure 1. Model for motivating example. The model has four trees, two of depth 1 and two of depth 2.

Consider a model with four trees, two trees of depth 1 and two of depth 2 (in Figure 1). We first describe the simple schedule shown in Figure 2a that processes one tree at a time for all input rows. The scheduling constructs are fairly intuitive. We defer a detailed explanation of the scheduling language to Section 3. In this schedule, the loop over the trees is split into two – one that iterates over the first two trees (Trees 1 and 2 with depth 1) and the second that iterates over the last two trees (Trees 3 and 4 with depth 2). Straightforward traversal of trees requires a while loop and involves branching to check if a leaf has been reached. One way to avoid this, as done in this schedule, is to unroll the tree walks for each tree. When the schedule specifies that the tree walks should be unrolled, Silvanforge pads the trees so that all leaves are at the same depth (B in Figure 1).

The concrete implementation of this schedule (in SILVAN-FORGE'S IR) is as shown in Figure 2a. This schedule is ideally suited for a single-core CPU. It maximizes the reuse of trees in the L1 cache. However, it doesn't exploit any parallelism.

One form of parallelism that can be exploited is to process rows in parallel. While this may work for multi-core CPUs¹, with massively parallel processors like GPUs, this strategy may not yield sufficient parallel work. To expose more parallelism, we can additionally parallelize across trees as done in the schedule in Figure 2b. The corresponding GPU

 $^{^1\}mathrm{As}$ we report in Section 9, other ways to parallelize can benefit inference on CPUs as well.


```
model = ensemble(...)
for t_depth1 = 0 to 2 step 1:
T = getTree(model, t_depth1)
                                                                                                                    // Split the trees into two sets
tile(tree, t0, t1, 2)
reorder(batch, t1, t0)
                                                       reorder(tree, batch)
                                                                                                                    split(t0, t0_depth1, t0_depth2, 2)
unrollWalk(t0_depth1, 1)
unrollWalk(t0_depth2, 2)
// Fiss tree loop so trees with
// equal depth are processed to
                                                       reduce(result[batch], treePred)
split(tree, t_depth1, t_depth2, 2)
                                                                                                                    // Configure the GPU
                                                   for t depth2 = 2 to 4 step 1:
                                                                                                                    gpuDimension(batch, grid.x)
                                                                                                                                                                          for t0_depth2 = 2 to 4 step 2:
unrollWalk(t depth1, 1)
                                                       = getTree(model, t_depth2)
or batch = 0 to BATCH_SIZE step 1:
                                                                                                                     gpuDimension(t1, block.x)
unrollWalk(t_depth2, 2)
                                                                                                                                                                                getTree(model, t0 depth2 + t1)
                                                                                                                                                                            treePred = walkDecisionTree(T,
                                                       treePred = walkDecisionTree(T,
                                                                                                                                                                            input[batch]) <unrollDepth = 2>
reduce(result[batch], treePred) <'+', 0.0>
                                                       input[batch]) <unrollDepth = 2>
reduce(result[batch], treePred) <'+', 0.0>
                                                                                                                                                                           (b)
                                                      (a)
```

Figure 2. Some possible schedules to compile the motivating example and the generated SILVANFORGE IR.

inference routine is shown in the same figure. This schedule generates a routine that processes one input row per thread block (batch loop is mapped to grid.x). The schedule also tiles the tree loop into a nest of two loops with indices t0 and t1. It then additionally parallelizes across the t1 loop. Finally, it splits t0 and unrolls the walks for each tree depth.

Note that while unrolling helps avoid branching, it increases the total amount of computation. Another option is to not unroll and let the GPU manage the branching. The schedules with and without unrolling place different constraints on the target processor, and the best choice depends on the characteristics of the model and micro-architectural features like register file size and handling of branch divergence [22, 46]. These schedules just use a combination of 4-8 constructs and already generate schedules that are different from what library based systems like XGBoost, Tahoe and RAPIDs FIL use. As one can imagine several other schedules with different trade-offs can be generating using the constructs.

2.2 Performance of Different Schedules



(a) covtype batch sensitivity (b) Model sensitivity at batch size 4096

Figure 3. Batch and model sensitivity plots. Each point shows the slowdown when the best schedule for the x-axis batch size (model) is used for the y-axis batch size (model).

To establish the importance of choosing the right schedule, we compare the performance of the schedules generated by Silvanforge on several real-world benchmarks. Figure 3a

shows the variation in performance when the best schedule for a given batch size is used across different batch sizes for one of the models. Figure 3b shows the variation when schedules are used across models at a fixed batch size. As can be seen, performance degrades by $2\times$ when the best schedule for a smaller batch size is used for a larger batch size and vice-versa. Across all our benchmarks, the largest slowdown is $5\times$. The degradation is much worse when schedules are used across different models. In many ($\tilde{2}0\%$) instances, using the best schedule for one model to compile another results in a $5\times$ slowdown. As we report in Section 9, reusing schedules across different architecture also leads to significant slowdowns. Clearly, using a single strategy across models, batch sizes and targets leaves significant performance on the table.

These performance considerations, coupled with the importance of running ML applications on a diverse set of hardware targets, motivates the need for a retargetable compiler for decision tree inference. Building such a configurable compiler and supporting code generation for CPUs and GPUs required us to solve several fundamental problems. The rest of the paper describes these challenges in detail and how we solved them in Silvanforge.

3 Scheduling Language

This section presents all constructs in the scheduling language. The language provides an abstract way to specify loop structure and other optimizations as an input to the compiler. The specified *schedule* controls the lowering of model inference to a set of loop nests. The configurability provided by the schedule allows us to build auto-schedulers and auto-tuners (Section 8).

3.1 Language Definition

The core construct of SILVANFORGE's scheduling language is an *index variable* which abstractly represents a loop. Each index variable has a range of values that it can take along with a step. The language provides directives to manipulate these index variables. There are two special index variables – batch and tree that are used to represent the batch and tree loops and all other index variables are derived from these. A

schedule derives new index variables from these root index variables by applying directives. TODO Should we somehow explain what tree and batch loop are?

SILVANFORGE's scheduling language has three classes of directives. The first is a set of loop modifiers that are used to specify the structure of the loop nest to walk the iteration space (Table 1). The second is a set of directives that enable optimizations (Table 2). Finally, we have a class of attributes that enable reduction specific optimizations (Table 3).

The compiler internally represents loops (index variables) as nodes in a tree where the children of a node represent immediately contained loops. Each schedule primitive modifies this tree in some way. The compiler tracks the lineage of each of the loops. This allows the compiler to automatically infer the ranges for all loops.

Directive	Inputs	Description
tile	indexVar outer inner tileSize	Tile the loop corresponding to indexVar with the specified tile size. Resulting loops will be represented by outer and inner .
split	indexVar first second splitIter	Fiss the loop represented by indexVar at iteration splitIter . Resulting loops will be represented by first and second .
reorder	indices[]	Permute loops corresponding to the specified index variables. The loops must be perfectly nested.
gpuDimension	indexVar gpuDim	Map the passed index variable to a dimension of either the grid or thread block.

Table 1. List of all the loop modifiers in SILVANFORGE's scheduling language. We use *index variable* and *loop* interchangeably in descriptions for clarity of exposition.

3.2 Expressiveness of the Scheduling Language

SILVANFORGE's scheduling language is expressive enough to represent a wide range of strategies used in existing systems. We show examples of how it can be used to represent XGBoost [18] and Tahoe's strategies [54].

XGBoost[18] implements inference on the CPU by going over a fixed number of rows (64 in the current version) for every tree and then moving to the next tree. It moves to the next set of rows when all trees have been walked for the current set of rows. Different sets of rows are processed in parallel. This is expressed in SILVANFORGE's as:

```
tile(batch, b0, b1, CHUNK_SIZE)
reorder(b0, tree, b1)
parallel(b0)
```

Directive	Inputs	Description
cache	indexVar	Cache the working set of one iteration of the specified loop. Cache rows for a batch loop and trees for a tree loop.
parallel	indexVar	Execute the iterations of the specified loop in parallel.
interleave	indexVar	Interleave tree walks within the specified loop (must be innermost loop).
unrollWalk	indexVar unrollDepth	Unroll tree walks at the specified loop for unrollDepth hops. Loop must be an innermost loop.

Table 2. List of optimization directives in SILVANFORGE's scheduling language.

Directive	Inputs	Description
atomicReduce	indexVar	Use atomic memory operations to accumulate values across parallel iterations of the specified loop.
sharedReduce	indexVar	Specifies that intermediate results are to be stored in shared memory (GPU only).
vectorReduce	indexVar width	Use vector instructions with the specified vector width to reduce intermediate values across parallel iterations of the specified loop.

Table 3. List of reduction optimization directives in SILVAN-FORGE's scheduling language.

Tahoe[54] has four strategies for inference on the GPU that it picks from for a given model. We show how two of these strategies can be encoded using SILVANFORGE's scheduling language. The rest can be encoded similarly.

In the *direct method* [54], a single GPU thread walks all trees for a given input row. The schedule for this strategy is:

```
tile(batch, b0, b1, ROWS_PER_TB)
reorder(b0, b1, tree)
gpuDimension(b0, grid.x)
gpuDimension(b1, block.x)
```

Here, ROWS_PER_TB is the number of rows that are processed by a single thread block.

In the *shared data* strategy [54], a thread block walks all the trees for a given row in parallel. Input rows are cached in shared memory. The schedule for this strategy is:

```
1 reorder(batch, tree)
2 gpuDimension(batch, grid.x)
3 gpuDimension(tree, block.x)
4 cache(batch)
```

In summary, SilvanForge's scheduling language provides a convenient way to encode a wide range of strategies and

to control how the compiler lowers the inference routine to optimized target code. The next section discusses how the rest of the compiler is structured.

4 Overview of SilvanForge Multi-Level Compilation

SILVANFORGE takes a serialized decision tree ensemble as input (XGBoost JSON, ONNX etc.) and automatically generates an optimized inference function that can either target CPUs or GPUs. Figure 4 shows the structure of the SilvanForge compiler. The inference computation is lowered through three intermediate representations – high-level IR (HIR), mid-level IR (MIR) and low-level IR (LIR). The LIR is finally lowered to LLVM and then JIT'ed to the specified target processor. SilvanForge is built using the open-source Tree-BEARD infrastructure [40]. The TREEBEARD infrastructure was originally designed to target CPUs. It lacks a scheduling language and does not support generating code for different implementation strategies. We enhance Treebeard to support schedule-guided compilation for CPUs and GPUs. The parts SilvanForge that are new or significantly different compared to Treebeard are shown as shaded boxes in Figure 4.




Figure 4. SILVANFORGE compiler structure.

Table 4 lists the operations in the three IRs. In HIR, the model is represented as a collection of binary trees. This abstraction allows the implementation of optimizations that require the manipulation of the model or its constituent trees. We extend the Treebeard infrastructure with loop rewrites on the HIR that are implemented through the scheduling language (Section 3). The *schedule* is implemented as an MLIR attribute on the predictensemble operation. We use this object to implement the automatic scheduling described in Section 8. We reuse HIR transformations to reorder and pad trees from Treebeard. The tree transformations that reorder and pad trees are used in conjunction with loop transformations like splitting to specialize inference code as the example in Section 2 shows. Also, we enable tree padding only if the schedule specifies unrolling of tree walks.

The HIR is lowered to MIR as dictated by the *schedule*. Optimizations like tree-walk unrolling and tree-walk interleaving are performed on the MIR. One surprising thing we found while developing Silvanforge was that we could use ILP to improve performance on GPUs. One of the performance bottlenecks in inference code targeted to GPUs was that warps spent significant time being stalled. We were able to alleviate this bottleneck by interleaving tree walks.

In the generated MIR, the compiler uses the reduce op from the reduction dialect we design (details in Section 5) to represent reduction operations. The lowering of the reduce operation involves introducing temporary buffers and splitting the operation to correctly implement reduction in the presence of parallel loops. This process, that we call *legalization*, is described in Section 5.

The MIR is further lowered to a low-level IR (LIR). Significant changes to the original Treebeard design were required to get LIR to correctly lower to GPU code. The most important of these was changing how the compiler implements support for in-memory representations of models (Section 6). Also, when the target processor is a GPU, the required memory transfers and kernel invocations are inserted into the LIR. Additionally, buffers to hold model values are inserted and abstract tree operations are lowered to explicitly refer to these buffers. Subsequently, the LIR is lowered to LLVM and then JIT'ed to the specified target processor.

5 Reductions : Representation, Optimization and Lowering

SILVANFORGE needs to sum up individual tree predictions to compute the prediction of the model while performing inference. However, generating fused reductions within arbitrary loop nests specified using SILVANFORGE's scheduling language is non-trivial. We found that existing reduction support in MLIR is insufficient to code generate and optimize these reductions. MLIR only supports reductions of value types and does not provide ways to lower reductions to GPUs. To address this gap, we design an MLIR dialect that allows us to specify accumulating values into an element of a multi-dimensional array and can be lowered to CPU or GPU.

The main abstraction we introduce is the reduce op. It models atomically accumulating values into an element of a multi-dimensional array (represented by an MLIR memref). Consider the following Silvanforge schedule. In our example, N_t is the number of trees and batch_size is the batch size. The schedule tiles the tree loop and parallelizes the resulting outer loop.

```
1 tile(tree, t0, t1, N_t/2);
2 reorder(t0, t1, batch);
3 parallel(t0);
```

The MIR generated by SilvanForge for the above schedule is as follows.

Operation	Inputs	Outputs	Attributes	Description
predictEnsemble	rows[]	result	ensemble predicate schedule	Performs inference on the data in rows [] using the model specified by the ensemble attribute. The schedule attribute contains the schedule described in Section 3. predicate specifies the operator to use to evaluate nodes (Eg: <, ≤).
walkDecisionTree	trees[] rows[]	results[]	predicate unrollDepth	Represents an interleaved walk on all the element-wise pairs of trees and rows . unrollDepth specifies the number of hops to unroll. An array of tree walk results is returned.
ensemble		ensemble	model	Represents the forest of trees that constitute the model. The model attribute contains the actual trees model.
getTree	ensemble treeIndex	tree		Get the tree at the specified index (treeIndex) from the ensemble .
getTreeClassId	ensemble treeIndex	classId		Get the class ID for the tree at index treeIndex in the ensemble . This is used for multi-class models.
getRoot	tree	rootNode		Get the root node of the specified tree.
isLeaf	tree node	bool		Returns a boolean value indicating whether node is a leaf of tree .
getLeafValue	tree node	value		Returns the value of the leaf node in tree .
traverseTreeTile	trees[] nodes[] rows[]	nodes[]	predicate	Represents an interleaved traversal of the nodes in nodes based on the data in rows . predicate specifies the operator to use to evaluate nodes.
cacheTrees	ensemble start end	ensemble		Cache the trees in the ensemble between the specified start and end indices. The returned ensemble has the specified trees cached.
cacheRows	rows[] start end	cachedRows[]		Cache the rows in rows [] between the specified start and end indices. Returns an array of cached rows cachedRows [].
loadThreshold	buffer treeIndex nodeIndex	threshold		Load the threshold value for the node specified by nodeIndex in the tree specified by treeIndex from buffer . Returns the loaded threshold.
loadFeatureIndex	buffer treeIndex nodeIndex	threshold		Load the feature index for the node specified by nodeIndex in the tree specified by treeIndex from buffer . Returns the loaded feature index.

Table 4. List of all the operations in the SILVANFORGE MLIR dialect. These operations are used in conjunction with operations from other MLIR dialects like scf, arith, gpu etc. to represent and optimize decision tree inference.

```
float result[batch_size]
model = ensemble (...)

par.for t0 = 0 to N_t step N_t/2 {
   for t1 = 0 to N_t/2 {
    for batch = 0 to batch_size {
        t = getTree(model, t0 + t1)
        p = walkDecisionTree(t, rows[batch])
        reduce(result[batch], p)
    }
}
```

The compiler simply generates a reduce op to perform the required parallel reduction. The semantics of the reduce op is exactly the semantics of an atomic accumulation, i.e. it guarantees that all accumulations are correctly performed even in the presence of parallel loops. The reduce op is defined for all associative and commutative reduction operations with a well-defined initial value. The reduction operator and the initial value are attributes applied on the reduce op.

Having modeled the reductions with an abstract operation, the aim now is to lower this to a correct and optimized implementation on both CPU and GPU. In order to do this, we first determine if any parallel loop iterations can accumulate into the same array element. We call such loops *reduction loops*. If such loops exist, we *privatize* the array for each iteration of the loop. We call this process *legalization*. Subsequently, each privatized dimension can be reduced at the end of the reduction loop it was inserted for.

In our example, SILVANFORGE determines that the t0 loop is a reduction loop w.r.t the result array and therefore legalizes the reduction by inserting a privatized array partResults. The privatized dimension of this array is reduced at the end of the t0 loop.

```
float result[batch_size], partResults[2][batch_size]
model = ensemble (...)

par.for t0 = 0 to N_t step N_t/2 {
    for t1 = 0 to N_t/2 {
        for batch = 0 to batch_size {
            t = getTree(model, t0 + t1)
            p = walkDecisionTree(t, rows[batch])
            reduce(partResults[t0/(N_t/2)][batch], p)
        }
}

results = reduceDimension(partResults[:, :], 0)
```

The op reduceDimension reduces values across the specified dimension of an n-dimensional array. Here, it reduces all elements of the first dimension (dimension 0). and produces a result memref with a single dimension of size batch_size.

To reduce the amount of memory used by arrays introduced for reduction, we introduce the reduceDimInplace operation. It is similar to the reduceDimension op except that it updates the input array inplace rather than writing results to a target array. It writes results to the zeroth index of the dimension being reduced. We use this op to compute intermediate results when several reduction loops are identified.

5.1 Lowering Reduction Operations

In this section, we briefly describe how we lower the reduction operations to the CPU and GPU.

For both CPU and GPU, reduce is lowered to a sequence of load, compute and write operations. This is possible because legalization ensures that parallel threads do not write to the same array element.

For CPUs, we lower reduceDimInplace and reduceDimension to a simple loop nest that goes over the specified subset of the input array, performs the reduction and writes the result into the appropriate location of the target array. If the schedule specifies that the reduction is to be vectorized, the lowering passes generate vector (LLVM IR) instructions for the reduction.

The same reduction abstractions can be lowered to efficient GPU implementations and therefore, simplify higher-level code generation. Silvanforge can lower these ops to either exploit parallelism across the independent reductions or the inherent parallelism in the reduction by performing a divide and conquer reduction depending on whether there are enough independent reductions to keep all threads in a thread block busy.

Additionally, if the schedule specifies that the reduction needs to be performed using shared memory, the privatized buffer is allocated in shared memory. Our abstractions for reductions allow our lowering passes to be agnostic of whether we use shared memory and therefore allow us to enable or disable shared memory use independently from the other parts of the compiler.

6 Model Representations

The design of the SilvanForge compiler allows the implementation of different strategies for the in-memory representation of the model. The compiler currently has implementations for the three representations shown in Figure 5. The array and sparse representations are the ones described in the Treebeard paper [40]. The reorg representation is the representation used by the RAPIDs library[6]. The array representation is the simplest representation where the trees are stored in an array in level order. The sparse representation stores the trees in a sparse format where memory is allocated only for nodes present in the tree and nodes contain pointers to their children. The reorg representation interleaves the array representation of each tree in the model: all root nodes are stored first, then the left children of all the roots and so on. This representation was designed to improve memory coalescing when tree nodes are being loaded.




Figure 5. The three representations supported by Silvan-Forge.

One of the major changes we make to the original design of Treebeard [40] is to separate the implementation of representations from the rest of the compiler. This allows us to implement representations as plugins to the compiler. We define an interface that representations implement. The code generator is implemented using this interface thus hiding details of the actual representation from the core compiler. Curcially, the interface abstracts how and what buffers are allocated, how to move from a node to its child, how trees are cached, reading the value of leaves and now threshold and feature indices are read from the allocated buffers.

In summary, the representation interface abstracts the details of how the model is stored in memory and allows the compiler to generate code without having to explicitly know the details of the representation. This design allows us to implement new representations without changing the core

compiler infrastructure. Implementing the representations as plugins also allows us to reuse the implementations across different lowering pipelines.

7 Caching

SILVANFORGE provides mechanisms to cache both trees and input rows on both the CPU and GPU. As described in Section 3, the user can specify that the working set of an iteration of a loop needs to be cached using the cache directive. This provides a unified way to specify caching of both trees and input rows. SILVANFORGE implements caching at the granularity of a tree or a row.

Caching is encoded in the mid-level IR using the cacheTrees and cacheRows operations (Table 4). These operations are generated when the HIR lowered to MIR and cache is specified on an index variable in the schedule. While the HIR is being lowered and a cached index variable is encountered, the compiler generates a cacheTrees or cacheRows operation depending on whether the index variable is a tree or a batch index variable. SilvanForge also determines the working set of the loop and generates a caching operation with the appropriate limits.

When the MIR is lowered to LIR, the cache ops are lowered to target-specific code. Each of the two caching operations is lowered differently for the CPU and the GPU. On CPU, the cahce operations are lowered to preteches while on the GPU they are lowered to reads into shared memory.

Lowering the cacheRows operation is straightforward because the input is currently assumed to be a dense array format. The lowering for the cacheRows operation is implemented directly in the SILVANFORGE compiler.

For the cacheTrees operation, the lowering is representationspecific. Each representation provides a lowering to the target-specific code generator to lower the cacheTrees op when that representation is used.

8 Exploring the Schedule Space

The set of schedules that can be constructed using the scheduling language described in Section 3 is unbounded. TODO kr: next few lines need more work Even if one were to search for a good schedule offline, before deploying the model on a specific hardware, additional tools are needed to help search for a high-performance schedule. We anticipate that even for the most complex models, spending more than a few minutes on this search is not acceptable. We propose a set of heuristics to guide the search for a good schedule and meet this goal. These heuristics work by first defining a bounded search space and then pruning this search space further based on the batch size and model characteristics.

8.1 Bounding the search space

We bound the space using a few meta-parameters that together define the primitives used to construct a schedule. We do so while making sure that the space (at-least) covers the known strategies published in prior work. Specifically, we use 4 numeric parameters, 4 boolean parameters and one ternary parameter as listed in Table 5. We picked the specific values listed through experimentation. The first three numeric parameters assign a configurable number of rows to each thread block, to each thread, and determine how trees are distributed across a specified number of threads. These parameters together define the loop schedule primitives to use (including the arguments to pass) from Table 1 and the parallelization strategy. The next four parameters determine the caching strategy, unroll factor² and how many trees to traverse simultaneously TODO Should we say, in the kernel/within a single thread?. (the remaining primitives from Table 2). The last two parameters determine reduction option (Table 3) and the layout³ to use.

Parameter	Values	
Rows per thread block	{8, 32, 64}	
Rows per thread	{1, 2, 4}	
Number of tree threads	{2, 10, 20, 50}	
Cache rows	{True, False}	
Cache trees	{True, False}	
Unroll walks	{True, False}	
Tree walk interleave factor	{1, 2, 4}	
Shared memory reduction	{True, False}	
Representation	{array, sparse, reorg}	

Table 5. List of parameter values we explored for the template GPU schedule.

It is important to note that the SILVANFORGE compiler itself does not place any restrictions on the schedule. The user is free to specify any schedule they wish. The compiler pass that implements the template schedule is also implemented as a module outside the core SILVANFORGE compiler.

We evaluated all the schedules in this space on several real world models and observed that there is huge variation in performance with different parameter values. Figure 6 shows the distribution of normalized execution times for some real-world models with different parameter values for the template schedule (inference times normalized w.r.t fastest time for that model). As can be seen very few schedules perform close to the best while a vast majority perform poorly.

Exhaustive exploration over this bounded space (5184 schedules) is still very expensive, taking between 30 - 600 minutes to explore the entire space for a given model.

8.2 Pruning the search space

A careful analysis of the search space reveals that certain schedules are not likely to perform well as they either do not

²We choose to always unroll trees completely, while its possible to partially unroll loops we did not observe any performance benefits from doing so. ³This does not have a schedule primitive. We always explore all three layout options.




Figure 6. Distribution of normalized execution times for all benchmark models with the template schedule using parameter values as shown in Table 5

exploit the parallelism available in the model or do not take advantage of the hardware features. We use a combination of 3 strategies to further prune the search space. Algorithm 1 presents our final heuristic to find a good schedule.

Insufficient parallelism. Some configurations do not expose sufficient parallelism, we prune these out. For example when the batch size is small, it does not make sense to have many rows per thread block or to partition the trees across a few threads. We therefore limit the combinations used based on batch size (see lines 3—8).

Utilizing shared memory. Shared memory is a critical resource on GPUs and it helps to only bring objects that would be reused into it. We observe that tree nodes have limited reuse and the one time cost of loading trees is not sufficiently amortized when the whole tree is not accessed during inference. On the other hand caching rows almost always improves performance. Further when the inputs have many features, it may not be possible to cache all rows. In this scenario it helps to retain a few rows in memory, and pick schedules similar to the small batch size case (lines 15.3—5).

Orthogonal parameters. We find that some parameters like reduction type are orthogonal to the rest. We therefore break the exploration into two phases, first we pick the best schedules without reduction optimizations and then evaluate reduction options on the best schedules. Evaluating the top 3 schedules for reduction is sufficient in practice.

SILVANFORGE performs an exhaustive search over the pruned schedules from Algorithm 1 to find the best schedule. The model is compiled with each of these schedules and evaluated on a few input batches. The best schedule among all the evaluated schedules is selected as the schedule to use. We report that this heuristic is able to find schedules that are close to the best schedules while improving the search time by two orders of magnitude (see Section 9).

Algorithm 1 Heuristic to find a good schedule

```
1: procedure TBConfigs(N_{batch}, N_f)
         T_{batch} \leftarrow 2048, T_f \leftarrow 128
 3:
         if N_{batch} \leq T_{batch} or N_f > T_f then
 4:
             rowsPerBlock \leftarrow \{8,32\}
 5:
             treeThreads \leftarrow \{20, 50\}
 6:
 7:
             rowsPerBlock \leftarrow \{32, 64\}
 8:
             treeThreads \leftarrow \{2, 10\}
 9:
         return rowsPerBlock, treeThreads
10:
11: end procedure
    bestSchedules \leftarrow shMemSchedules \leftarrow \emptyset
    rowsPerTB, treeThds \leftarrow TBConfigs(N_{batch}, N_f)
    cacheRows \leftarrow True, cacheTrees \leftarrow False
    interleave \leftarrow \{1, 2, 4\}
17:
    schedules \leftarrow (rowsPerTB, treeThds, cacheRows,
18:
                      cacheTrees, interleave)
    for (sched, rep) \in schedules \times \{array, sparse, reorg\} do
20:
         time \leftarrow EvaluateSchedule(sched, rep)
21:
         bestSchedules.insert(time, sched, rep)
22:
    end for
23:
24: for sched, rep \in Top3(bestSchedules) do
         EnableSharedReduction(sched)
25:
         time \leftarrow EvaluateSchedule(sched, rep)
26:
27:
         shMemSchedules.insert(time, sched, rep)
29: return min(shMemSchedules ∪ bestSchedules)
```

9 Experimental Evaluation

We evaluate Silvanforge on four different target processors, an NVIDIA RTX 4060 GPU (8GB RAM, CUDA 11.8), an NVIDIA T400 GPU (2GB RAM, CUDA 11.5), an AMD MI210 GPU (64GB RAM, ROCm 6.0.2) and an Intel Core i9-11900K CPU (16 virtual cores, 128 GB RAM). We compare Silvanforge with four other systems, NVIDIA RAPIDs v23.10, Tahoe, XGBoost v1.7.6 and Treebeard CPU. We measure both kernel time and total time (including data transfer to the GPU and results back) for RAPIDs and Silvanforge. Tahoe only allows us to measure the kernel time since it is written as an executable that performs inference repeatedly on the same data that is transferred to the GPU once.

We use two sets of benchmarks to perform the comparison. We use 8 real-world models trained on data from the Intel Machine Learning Benchmark suite [7]. These models were also used to evaluate Treebeard [40]. To enable more exhaustive evaluation we generated 700 random models with varying number of trees (100—1000) and features (powers of two in the range 8—1024). Each tree has leaves at depths 2 to a maximum depth of 6, 7 or 8. For Silvanforge, we use schedules found using the schedule exploration heuristic (Section 8) unless otherwise specified.

9.1 Performance comparisons on NVIDIA GPUs




Figure 7. SILVANFORGE vs RAPIDs and Tahoe kernel time and total time speedup (geomean over real-world benchmarks) across batch sizes on NVIDIA RTX 4060




Figure 8. SILVANFORGE vs RAPIDs and Tahoe kernel time and total time speedup (geomean over real-world benchmarks) across batch sizes on NVIDIA T400.

Real-world models. We performed a detailed performance comparison between SILVANFORGE, Tahoe, RAPIDS and XG-Boost on the real-world benchmarks. Figure 7 shows the geomean speedup of SILVANFORGE at different batch sizes on RTX 4060. We do not show results for XGBoost since the speedups are an order of magnitude higher and too large to fit on the same graph. The plot has lines for kernel time and total time speedup over RAPIDS and kernel time speedup over Tahoe. As can been seen SILVANFORGE is uniformly faster than Tahoe⁴ by $2-3\times$ at all batch sizes. Compared to RAPIDS, SILVANFORGE is about $4\times$ faster at batch size 512. The relative performance of RAPIDs improves with batch size, but SILVANFORGE is still faster by $1.5-2\times$ even at very

high batch sizes (16k). The plot also shows that the speedups are significant even when data needs to be transferred to the GPU and results need to be transferred back. They are lower than kernel time speedup as both systems have a constant additional transfer overhead.

Figure 9 shows per benchmark results at two different batch sizes. SilvanForge is able to find better schedules than both RAPIDS and Tahoe on each of the benchmarks. It consistently outperforms both systems, achieving speedups in the range $1.1-12\times$, with about half the benchmarks achieving a speedup of $2\times$ or more over both baselines at batch size 8192.

Synthetic models. To establish that SilvanForge can consistently find betters schedules, we performed an exhaustive comparison between SILVANFORGE and RAPIDS on 700 randomly generated models. Figure 10 shows two representative samples of the results, at batch sizes 512 and 4096 on all models, on RTX 4060. Each plot shows the speedup of SILVANFORGE over RAPIDS along the z-axis, with the x-axis representing the number of trees and the y-axis the number of features. While the exact trends at different batch sizes vary it can be seen that SILVANFORGE consistently outperforms RAPIDS by $1.5 - 8 \times$. Along the tree dimension we find that the speedup is very high with fewer trees and stabilizes at around 2× from 300 onwards. We note that SilvanForge continues to scale well when the number of trees are increased even further. It achieves a speedup of around 2× compared to RAPIDS on letters, a real-world benchmark with 26K trees.

Utility of Schedule Constructs. A detailed analysis of the generated schedules indicate that caching, in-memory representation and reduction optimizations are crucial for performance. We observe that all three representations are necessary, array representation is used 60% of the time, sparse 30% of the time and reorg 10% of the time for the best schedules on the NVIDIA 4060. Shared reduction significantly improves performance especially for multi-class models. For example, the letters and covtype benchmarks achieves speedups of 1.5× with shared reduction. Shared reduction increases the memory pressure (on shared memory) and not all schedules use it. While GPUs have a hardware managed cache, explicitly caching the rows using the scheduling primitives helps exploit the reuse of rows across trees. We find that caching rows is beneficial for many models with speedups as large as 1.5× over the best schedule without caching.

Comparison on T400. To test the portability of SILVAN-FORGE's techniques, we compare the performance of SILVAN-FORGE on the T400 GPU with RAPIDs and Tahoe. Figure 8 shows the speedup of code generated by SILVANFORGE vs RAPIDs and Tahoe on the T400. Even on the smaller T400 GPU, SILVANFORGE is able to outperform RAPIDs and Tahoe

⁴Tahoe does not support multiclass models. To enable comparison, we ran the multiclass models (covtype and letters) as regression models only with Tahoe. We also noticed that some variants of Tahoe produce wrong results (as reported by its own tests) for letters and year. In these cases, we pick the time of the fastest variant that gives the correct results.




Figure 9. Kernel time speedup of SILVANFORGE vs RAPIDs on NVIDIA RTX 4060. Numbers on the bars are inference times per sample in μ s for RAPIDs and Tahoe.




Figure 10. SILVANFORGE VS RAPIDS Kernel Time Speedup for random models of max depth 8 at batch size 512 and max depth 6 at batch size 4096.

consistently. We observe similar trends to those on the RTX 4060.

9.2 Performance on AMD GPUs

While existing systems only support NVIDIA GPUs, we demonstrate that Silvanforge is able to generate competitive code for AMD GPUs. Silvanforge can target AMD GPUs because it generates a combination of MLIR's gpu dialect and LLVM IR and these can be JIT'ed to AMD GPUs. While our objective here is not to compare directly between AMD and NVIDIA GPUs, we do find that the MI210 achieves better inference times on most benchmarks at large batch sizes (\geq 8k). For example, at a batch size of 16k, the MI210 is $2\times$ faster than the RTX 4060 on the letters benchmark.

9.3 Schedule Exploration Heuristic

We evaluated the schedule exploration heuristic described in Section 8 on several fronts. Below we describe the major conclusions we can draw from the evaluation.

Efficacy and Speed of Scheduling Heuristic. Figure 11 compares the best schedule found by exhaustive exploration on the RTX 4060 with the schedule found by the exploration heuristic on RTX 4060. The plot establishes that the heuristic is able to find schedules that are very close to the best schedule (well within 5%) on 4060. The heuristic is consistently close to two orders of magnitude faster than exhaustive exploration. The exploration time ranges between 6 and 167 seconds for the heuristic with a mean of 28.7 seconds. These results show that our heuristic is able to quickly find schedules that are close to the best schedule.

Schedule Sensitivity Across GPUs. Figure 12 compares the schedule found by the heuristic on T400 and AMD MI210 with the schedule found on the 4060. It shows that schedule exploration needs to be done on each target to achieve the best performance and schedules found on one GPU do not always carry over to other GPUs. For T400, the heuristic is able to find schedules that are 1.05× to 1.2× better with the maximum difference being 2× (epsilon at batch size 512). We find that there is a much larger variation in performance between the schedules Silvanforge finds on the MI210 compared to the 4060 schedules. For example, the geomean speedup over all benchmarks is 1.5× at batch size 16k and The maximum speedup is 2× for the letters benchmark at batch size 16k.




Figure 11. Speedup of schedules found by the heuristic vs best schedule found through exhaustive search on NVIDIA RTX 4060 and heuristic schedule exploration time normalized w.r.t full schedule exploration time




Figure 12. Geomean speedup of schedule found by exploration heuristic on NVIDIA T400 and AMD MI2160 vs the heuristic schedule on NVIDIA RTX 4060 across batch sizes

9.4 CPU Improvements

The enhancements made to the compiler enable SILVAN-FORGE to explore additional schedules on the CPU compared to Treebeard. In particular, we find that the ability to parallelize across trees improves performance significantly at small batch sizes. At batch size 32, we find that the geomean speedup over all 8 real-world benchmark models is 2.2× with a max speedup of 5×. At batch size 64, the average speedup is 1.1× with a max speedup of 2×. At batch size 32, parallelizing across trees is faster for all models and at batch size 64 the Treebeard schedule that parallelizes across rows is faster for only 2 of the 8 models. For small batch sizes, parallelizing across rows does not offer the best performance as there is limited reuse of trees in L1 cache. Also, the amount of work per thread is very small leading to high overheads. Parallelizing across trees fixes both these problems.

9.5 Discussion

Cost Performance Tradeoff Across Hardware Platforms.

Two of the three GPU targets we use are commodity GPUs that cost less than \$400. They are infact much cheaper than the CPU we evaluate on. Despite this, performance on GPUs is significantly better than on CPUs (by an order of magnitude on RTX 4060). We believe Silvanforge can help enable data scientists to better leverage available processors on their systems.

A Note on Batch Size. Batch size is an important parameter dictated by application requirements. It exposes a tradeoff between latency and throughput. It is not possible to use large batch sizes in latency sensitive applications. Ideally, one would like to maximize performance while respecting the batch size constraint imposed by the application. SILVAN-FORGE enables users to explore this tradeoff.

Overall, our evaluation shows that SILVANFORGE is able to efficiently generate high-performance code for processors ranging from NVIDIA and AMD GPUs to Intel CPUs. On all platforms and models that we tested on, SILVANFORGE significantly outperforms state-of-the-art systems like RAPIDs, Tahoe and TREEBEARD.

10 Related Work

While several optimization strategies for decision tree based models have been studied in the literature, to the best of our knowledge, no systems that are capable of exploring the full optimization space exist. We describe related work and compare these systems to Silvanforge in this section.

Decision Tree Inference Systems: Tahoe [54] is a library-based system that picks between four predefined strategies to implement decision tree inference on GPUs. In comparison, SILVANFORGE explores a much larger set of implementation options and in-memory representations for models and picks the best. RAPIDS FIL[6], the most widely used GPU library for decision tree inference implements some heuristics to pick a good configuration for every model, but these techniques are limited and the library uses a single strategy and in-memory representation for all models. XGBoost [18] also implements GPU support[12] but uses a single strategy and in-memory representation.

On CPUs, XGBoost[18], LightGBM[29] and scikit-learn[4] are extremely popular. However, as mentioned in Section 1, none of these systems provide portable performance across different target machines. TODO Write about the PACT paper and whether our scheduling language can represent all the schedules they propose. Other systems that hide dependency stalls by interleaving tree walks[14], implement optimized algorithms for tree inference[34, 35] and improve cache performance of decision tree ensembles on CPUs[27, 50] have been proposed in prior work. Some systems have been proposed to parallelize decision tree training on CPUs and GPUs[26, 37].

Decision Tree Ensemble Compilers: Several compilers for decision tree ensembles have been proposed in the literature [5, 36, 40]. TreeBeard and Treelite exclusively target CPUs and all their optimizations are designed purely for performance on CPUs. Treelite[5] is a model compiler that only generates if-else code for each tree in the model. TreeBeard is the work most closely related to Silvanforge. While we build on top of TreeBeard, Silvanforge is a significant enhancement over TreeBeard. Hummingbird[36] is a compiler that compiles traditional ML models to tensor operations, thereby enabling them to be run on tensor-based frameworks like TensorFlow[13]. While it can target both CPUs and GPUs, its performance is lower than that of other frameworks [40].

Other Systems and Techniques: Ren et. al. [45] design an intermediate language and a virtual machine to enable vector execution of decision tree inference. However, this virtual machine is itself implemented by hand on different target processors. Jo et. al. [28] describe code transformations and runtime techniques that help vectorize tree-based applications. However, they do not study optimizations specific to decision trees. Inspector-executor systems [33, 39] have been developed to parallelize tree walks but are not a good fit for decision tree inference as the individual node predicates are simple and the overhead of an inspector-executor system would be prohibitive.

Code Generation Systems from Other Domains: Several optimizing compilers and code generation techniques have been developed for other domains. TVM[19], Tiramisu[17], and Tensor Comprehensions[52] are optimizing compilers for DNNs that can target a variety of processors. Similarly, Halide[43] is a DSL and compiler primarily designed for image processing applications. The concept of separating the computation from the schedule was pioneered by Halide and has since been adopted by several other systems [17, 19, 55]. Libraries that compose or generate optimized implementations for BLAS[3, 51, 53] and signal processing[21, 42] have also been developed. However, Silvanforge is the first system that provides state-of-the-art performance across targets by implementing a scheduling language for decision tree inference.

Reductions: CUB[9] and Thrust[11] are libraries that implement high-performance parallel reductions on GPUs. However, it is not possible to fuse these functions with other computations as required in Silvanforge. Reddy et. al. [44] describe language constructs in Pencil [16] to express reductions and to represent and optimize them using the polyhedral framework. Their system does not express the hierarchical nature of reductions and also only targets GPUs. Suriana et. al. [49] extend Halide to add support for factoring reductions in the Halide scheduling language and to synthesize reduction operators. De Gonzalo et. al. [23] describe a system based on Tangram that composes several partial reduction implementations into different reduction implementations

for GPUs and then searches through these alternate implementations to find the best ones. In summary, none of these systems provide abstractions and a general framework to generate and optimize reductions across different target processors as SilvanForge does.

References

- [1] [n. d.]. Kaggle AI Report 2023. https://www.kaggle.com/ai-report-2023. Accessed: 2024-04-16.
- [2] [n. d.]. Kaggle State of Data Science and Machine Learning 2021. https://www.kaggle.com/kaggle-survey-2021. Accessed: 2022-04-16.
- [3] [n. d.]. NVIDIA CUTLASS. https://github.com/NVIDIA/cutlass. Accessed: 2022-04-16.
- [4] [n. d.]. scikit-learn: Machine Learning in Python. https://scikit-learn. org/stable/. Accessed: 2022-04-16.
- [5] [n.d.]. Treelite: model compiler for decision tree ensembles. https://treelite.readthedocs.io/en/latest/. Accessed: 2022-04-16.
- [6] 2019. RAPIDS Forest Inference Library: Prediction at 100 million rows per second. https://medium.com/rapids-ai/rapids-forest-inferencelibrary-prediction-at-100-million-rows-per-second-19558890bc35. Accessed: 2024-04-15.
- [7] 2020. Intel Machine Learning Benchmarks. https://github.com/ IntelPython/scikit-learn bench.
- [8] 2020. The total cost of ownership of Amazon SageMaker. https://pages.awscloud.com/rs/112-TZM-766/images/Amazon_ SageMaker_TCO_uf.pdf.
- [9] 2024. CUB: API Reference for CUB. https://docs.nvidia.com/cuda/cub/ index.html. Accessed: 2024-04-15.
- [10] 2024. RAPIDS: GPU Accelerated Data Science. https://rapids.ai/. Accessed: 2024-04-15.
- [11] 2024. Thrust. https://developer.nvidia.com/thrust. Accessed: 2024-04-
- [12] 2024. XGBoost GPU Support. https://xgboost.readthedocs.io/en/ stable/gpu/index.html. Accessed: 2024-04-15.
- [13] Martín Abadi, Paul Barham, Jianmin Chen, Zhifeng Chen, Andy Davis, Jeffrey Dean, Matthieu Devin, Sanjay Ghemawat, Geoffrey Irving, Michael Isard, Manjunath Kudlur, Josh Levenberg, Rajat Monga, Sherry Moore, Derek G. Murray, Benoit Steiner, Paul Tucker, Vijay Vasudevan, Pete Warden, Martin Wicke, Yuan Yu, and Xiaoqiang Zheng. 2016. TensorFlow: A System for Large-Scale Machine Learning. In Proceedings of the 12th USENIX Conference on Operating Systems Design and Implementation (Savannah, GA, USA) (OSDI'16). USENIX Association, USA, 265–283.
- [14] Nima Asadi, Jimmy Lin, and Arjen P. de Vries. 2014. Runtime Optimizations for Tree-Based Machine Learning Models. *IEEE Transactions on Knowledge and Data Engineering* 26, 9 (2014), 2281–2292. https://doi.org/10.1109/TKDE.2013.73
- [15] Ahmad Azar and Shereen El-Metwally. 2013. Decision tree classifiers for automated medical diagnosis. *Neural Computing and Applications* 23 (11 2013), 2387–2403. https://doi.org/10.1007/s00521-012-1196-7
- [16] Riyadh Baghdadi, Ulysse Beaugnon, Albert Cohen, Tobias Grosser, Michael Kruse, Chandan Reddy, Sven Verdoolaege, Adam Betts, Alastair F. Donaldson, Jeroen Ketema, Javed Absar, Sven Van Haastregt, Alexey Kravets, Anton Lokhmotov, Robert David, and Elnar Hajiyev. 2015. PENCIL: A Platform-Neutral Compute Intermediate Language for Accelerator Programming. In 2015 International Conference on Parallel Architecture and Compilation (PACT). 138–149. https://doi.org/10.1109/PACT.2015.17
- [17] Riyadh Baghdadi, Jessica Ray, Malek Ben Romdhane, Emanuele Del Sozzo, Abdurrahman Akkas, Yunming Zhang, Patricia Suriana, Shoaib Kamil, and Saman Amarasinghe. 2019. Tiramisu: A Polyhedral Compiler for Expressing Fast and Portable Code. In Proceedings of the 2019 IEEE/ACM International Symposium on Code Generation and

- Optimization (Washington, DC, USA) (CGO 2019). IEEE Press, 193-205.
- [18] Tianqi Chen and Carlos Guestrin. 2016. XGBoost: A Scalable Tree Boosting System. In Proceedings of the 22nd ACM SIGKDD International Conference on Knowledge Discovery and Data Mining (San Francisco, California, USA) (KDD '16). Association for Computing Machinery, New York, NY, USA, 785–794. https://doi.org/10.1145/2939672.2939785
- [19] Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan, Haichen Shen, Meghan Cowan, Leyuan Wang, Yuwei Hu, Luis Ceze, Carlos Guestrin, and Arvind Krishnamurthy. 2018. TVM: An Automated End-to-End Optimizing Compiler for Deep Learning. In 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18). USENIX Association, Carlsbad, CA, 578–594. https://www.usenix.org/conference/osdi18/presentation/chen
- [20] Dursun Delen, Cemil Kuzey, and Ali Uyar. 2013. Measuring firm performance using financial ratios: A decision tree approach. Expert Systems with Applications 40 (08 2013), 3970–3983. https://doi.org/10. 1016/j.eswa.2013.01.012
- [21] Matteo Frigo. 1999. A Fast Fourier Transform Compiler. In Proceedings of the ACM SIGPLAN 1999 Conference on Programming Language Design and Implementation (Atlanta, Georgia, USA) (PLDI '99). Association for Computing Machinery, New York, NY, USA, 169–180. https://doi. org/10.1145/301618.301661
- [22] Wilson W.L. Fung, Ivan Sham, George Yuan, and Tor M. Aamodt. 2007. Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow. In 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007). 407–420. https://doi.org/10.1109/ MICRO.2007.30
- [23] Simon Garcia De Gonzalo, Sitao Huang, Juan Gómez-Luna, Simon Hammond, Onur Mutlu, and Wen-mei Hwu. 2019. Automatic Generation of Warp-Level Primitives and Atomic Instructions for Fast and Portable Parallel Reduction on GPUs. In 2019 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). 73–84. https://doi.org/10.1109/CGO.2019.8661187
- [24] Léo Grinsztajn, Edouard Oyallon, and Gaël Varoquaux. 2022. Why do tree-based models still outperform deep learning on tabular data? arXiv:2207.08815 [cs.LG]
- [25] John L. Hennessy and David A. Patterson. 2019. A new golden age for computer architecture. *Commun. ACM* 62, 2 (jan 2019), 48–60. https://doi.org/10.1145/3282307
- [26] Karl Jansson, Håkan Sundell, and Henrik Boström. 2014. gpuRF and gpuERT: Efficient and Scalable GPU Algorithms for Decision Tree Ensembles. 2014 IEEE International Parallel & Distributed Processing Symposium Workshops (2014), 1612–1621.
- [27] Xin Jin, Tao Yang, and Xun Tang. 2016. A Comparison of Cache Blocking Methods for Fast Execution of Ensemble-Based Score Computation. In Proceedings of the 39th International ACM SIGIR Conference on Research and Development in Information Retrieval (Pisa, Italy) (SIGIR '16). Association for Computing Machinery, New York, NY, USA, 629–638. https://doi.org/10.1145/2911451.2911520
- [28] Youngjoon Jo, Michael Goldfarb, and Milind Kulkarni. 2013. Automatic Vectorization of Tree Traversals. In Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (Edinburgh, Scotland, UK) (PACT '13). IEEE Press, 363–374.
- [29] Guolin Ke, Qi Meng, Thomas Finley, Taifeng Wang, Wei Chen, Weidong Ma, Qiwei Ye, and Tie-Yan Liu. 2017. LightGBM: A Highly Efficient Gradient Boosting Decision Tree. In Proceedings of the 31st International Conference on Neural Information Processing Systems (Long Beach, California, USA) (NIPS'17). Curran Associates Inc., Red Hook, NY, USA, 3149–3157.
- [30] Sotiris Kotsiantis. 2013. Decision trees: A recent overview. Artificial Intelligence Review (04 2013), 1–23. https://doi.org/10.1007/s10462-011-9272-4
- [31] Vidhi Lalchand. 2020. Extracting more from boosted decision trees: A high energy physics case study. https://doi.org/10.48550/ARXIV.2001.

- 06033
- [32] Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and Oleksandr Zinenko. 2021. MLIR: Scaling Compiler Infrastructure for Domain Specific Computation. In 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). 2–14. https://doi.org/10.1109/CGO51591.2021.9370308
- [33] Jianqiao Liu, Nikhil Hegde, and Milind Kulkarni. 2016. Hybrid CPU-GPU Scheduling and Execution of Tree Traversals. In Proceedings of the 2016 International Conference on Supercomputing (Istanbul, Turkey) (ICS '16). Association for Computing Machinery, New York, NY, USA, Article 2, 12 pages. https://doi.org/10.1145/2925426.2926261
- [34] Claudio Lucchese, Franco Maria Nardini, Salvatore Orlando, Raffaele Perego, Nicola Tonellotto, and Rossano Venturini. 2015. QuickScorer: A Fast Algorithm to Rank Documents with Additive Ensembles of Regression Trees. In Proceedings of the 38th International ACM SIGIR Conference on Research and Development in Information Retrieval (Santiago, Chile) (SIGIR '15). Association for Computing Machinery, New York, NY, USA, 73–82. https://doi.org/10.1145/2766462.2767733
- [35] Claudio Lucchese, Franco Maria Nardini, Salvatore Orlando, Raffaele Perego, Nicola Tonellotto, and Rossano Venturini. 2016. Exploiting CPU SIMD Extensions to Speed-up Document Scoring with Tree Ensembles. In Proceedings of the 39th International ACM SIGIR Conference on Research and Development in Information Retrieval (Pisa, Italy) (SI-GIR '16). Association for Computing Machinery, New York, NY, USA, 833–836. https://doi.org/10.1145/2911451.2914758
- [36] Supun Nakandala, Karla Saur, Gyeong-In Yu, Konstantinos Karanasos, Carlo Curino, Markus Weimer, and Matteo Interlandi. 2020. A Tensor Compiler for Unified Machine Learning Prediction Serving. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). USENIX Association, 899–917. https://www.usenix.org/ conference/osdi20/presentation/nakandala
- [37] Aziz Nasridinov, Yangsun Lee, and Young-Ho Park. 2013. Decision tree construction on GPU: ubiquitous parallel computing approach. *Computing* 96 (2013), 403–413.
- [38] Jongsoo Park, Maxim Naumov, Protonu Basu, Summer Deng, Aravind Kalaiah, Daya Shanker Khudia, James Law, Parth Malani, Andrey Malevich, Nadathur Satish, Juan Miguel Pino, Martin Schatz, Alexander Sidorov, Viswanath Sivakumar, Andrew Tulloch, Xiaodong Wang, Yiming Wu, Hector Yuen, Utku Diril, Dmytro Dzhulgakov, Kim M. Hazelwood, Bill Jia, Yangqing Jia, Lin Qiao, Vijay Rao, Nadav Rotem, Sungjoo Yoo, and Mikhail Smelyanskiy. 2018. Deep Learning Inference in Facebook Data Centers: Characterization, Performance Optimizations and Hardware Implications. CoRR abs/1811.09886 (2018). arXiv:1811.09886 http://arxiv.org/abs/1811.09886
- [39] Keshav Pingali, Donald Nguyen, Milind Kulkarni, Martin Burtscher, M. Amber Hassaan, Rashid Kaleem, Tsung-Hsien Lee, Andrew Lenharth, Roman Manevich, Mario Méndez-Lojo, Dimitrios Prountzos, and Xin Sui. 2011. The Tao of Parallelism in Algorithms. In Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation (San Jose, California, USA) (PLDI '11). Association for Computing Machinery, New York, NY, USA, 12–25. https://doi.org/10.1145/1993498.1993501
- [40] Ashwin Prasad, Sampath Rajendra, Kaushik Rajan, R Govindarajan, and Uday Bondhugula. 2022. Treebeard: An Optimizing Compiler for Decision Tree Based ML Inference. In 2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO). 494–511. https://doi.org/10. 1109/MICRO56248.2022.00043
- [41] Fotis Psallidas, Yiwen Zhu, Bojan Karlas, Matteo Interlandi, Avrilia Floratou, Konstantinos Karanasos, Wentao Wu, Ce Zhang, Subru Krishnan, Carlo Curino, and Markus Weimer. 2019. Data Science through the looking glass and what we found there. https://doi.org/10.48550/ ARXIV.1912.09536

- [42] M. Puschel, J.M.F. Moura, J.R. Johnson, D. Padua, M.M. Veloso, B.W. Singer, Jianxin Xiong, F. Franchetti, A. Gacic, Y. Voronenko, K. Chen, R.W. Johnson, and N. Rizzolo. 2005. SPIRAL: Code Generation for DSP Transforms. *Proc. IEEE* 93, 2 (2005), 232–275. https://doi.org/10.1109/JPROC.2004.840306
- [43] Jonathan Ragan-Kelley, Connelly Barnes, Andrew Adams, Sylvain Paris, Frédo Durand, and Saman Amarasinghe. 2013. Halide: A Language and Compiler for Optimizing Parallelism, Locality, and Recomputation in Image Processing Pipelines. In Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation (Seattle, Washington, USA) (PLDI '13). Association for Computing Machinery, New York, NY, USA, 519–530. https://doi.org/10.1145/2491956.2462176
- [44] Chandan Reddy, Michael Kruse, and Albert Cohen. 2016. Reduction Drawing: Language Constructs and Polyhedral Compilation for Reductions on GPU. In Proceedings of the 2016 International Conference on Parallel Architectures and Compilation (Haifa, Israel) (PACT '16). Association for Computing Machinery, New York, NY, USA, 87–97. https://doi.org/10.1145/2967938.2967950
- [45] Bin Ren, Todd Mytkowicz, and Gagan Agrawal. 2014. A Portable Optimization Engine for Accelerating Irregular Data-Traversal Applications on SIMD Architectures. ACM Trans. Archit. Code Optim. 11, 2, Article 16 (jun 2014), 31 pages. https://doi.org/10.1145/2632215
- [46] Charitha Saumya, Kirshanthan Sundararajah, and Milind Kulkarni. 2022. DARM: Control-Flow Melding for SIMT Thread Divergence Reduction. In 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). 1–13. https://doi.org/10.1109/CGO53902. 2022.9741285
- [47] Ravid Shwartz-Ziv and Amitai Armon. 2022. Tabular data: Deep learning is not all you need. *Inf. Fusion* 81, C (may 2022), 84–90. https://doi.org/10.1016/j.inffus.2021.11.011
- [48] Jyoti Soni, Ujma Ansari, Dipesh Sharma, and Sunita Soni. 2011. Predictive Data Mining for Medical Diagnosis: An Overview of Heart Disease Prediction. *International Journal of Computer Applications* 17 (03 2011), 43–48. https://doi.org/10.5120/2237-2860
- [49] Patricia Suriana, Andrew Adams, and Shoaib Kamil. 2017. Parallel associative reductions in halide. In Proceedings of the 2017 International Symposium on Code Generation and Optimization (Austin, USA) (CGO '17). IEEE Press, 281–291.
- [50] Xun Tang, Xin Jin, and Tao Yang. 2014. Cache-Conscious Runtime Optimization for Ranking Ensembles. In Proceedings of the 37th International ACM SIGIR Conference on Research amp; Development in Information Retrieval (Gold Coast, Queensland, Australia) (SIGIR '14). Association for Computing Machinery, New York, NY, USA, 1123–1126. https://doi.org/10.1145/2600428.2609525
- [51] Field G. Van Zee and Robert A. van de Geijn. 2015. BLIS: A Framework for Rapidly Instantiating BLAS Functionality. ACM Trans. Math. Softw. 41, 3, Article 14 (jun 2015), 33 pages. https://doi.org/10.1145/2764454
- [52] Nicolas Vasilache, Oleksandr Zinenko, Theodoros Theodoridis, Priya Goyal, Zachary DeVito, William S. Moses, Sven Verdoolaege, Andrew Adams, and Albert Cohen. 2018. Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions. https://doi.org/10.48550/ARXIV.1802.04730
- [53] R. Clint Whaley and Jack Dongarra. 1998. Automatically Tuned Linear Algebra Software. In SuperComputing 1998: High Performance Networking and Computing.
- [54] Zhen Xie, Wenqian Dong, Jiawen Liu, Hang Liu, and Dong Li. 2021. Tahoe: Tree Structure-Aware High Performance Inference Engine for Decision Tree Ensemble on GPU. In Proceedings of the Sixteenth European Conference on Computer Systems (Online Event, United Kingdom) (EuroSys '21). Association for Computing Machinery, New York, NY, USA, 426–440. https://doi.org/10.1145/3447786.3456251
- [55] Yunming Zhang, Mengjiao Yang, Riyadh Baghdadi, Shoaib Kamil, Julian Shun, and Saman Amarasinghe. 2018. GraphIt: a high-performance

graph DSL. Proc. ACM Program. Lang. 2, OOPSLA, Article 121 (oct 2018), 30 pages. https://doi.org/10.1145/3276491