


Advanced Soc Lab01 – fsic simulation


112061622 王允杰

Question 1. Show the code that you use to program configuration address [‘h3000_5000]



```
683      $display("-----");
684    end
685  endtask
686
687  //*****//
688  //      Config Pick up      //
689  //      //                  //
690  //*****//
691  task config_pick_up;
692    //input [11:0] offset;      //4K range
693    //input [3:0] sel;
694    input [31:0] data;
695
696    begin
697      @(posedge soc_coreclk);
698      wbs_adr <= 32'h3000_5000;
699      //wbs_adr[11:2] <= offset[11:2]; //only provide DW address
700
701      wbs_wdata <= data;
702      //wbs_sel <= sel;
703      wbs_sel <= 4'b1111;
704      wbs_cyc <= 1'b1;
705      wbs_stb <= 1'b1;
706      wbs_we <= 1'b1;
707
708      @(posedge soc_coreclk);
709      while(wbs_ack==0) begin
710        @(posedge soc_coreclk);
711      end
712
713      $display($time, "=> Config Pick up : wbs_adr=%x, wbs_sel=%b, wbs_wdata=%x", wbs_adr, wbs_sel,
714        wbs_wdata);
715      $display("-----");
716    end
717  endtask
```

Question 2. Explain why “By programming configuration address [‘h3000_5000], signal user_prj_sel[4:0] will change accordingly”?



```
48405=> Config Pick up : wbs_adr=30005000, wbs_sel=1111, wbs_wdata=00000001
```

由 wbs_wdata 輸入不同 data，來改變 signal user_prj_sel。

Question 3. Briefly describe how you do FIR initialization (tap parameter, length) from SOC side (Test#1).

基本上，就是利用 soc_up_cfg_write 將(tap parameter, length)寫入後，再進行(tap parameter, length)讀取後與 golden value 比對。

Code：

```

//*****//
//
//  Test01_FIR_initial_from_SoC
//
//*****//

task test01_FIR_initial_from_SoC;
begin
//*****//
system_initial(); //Step1. Initial system
//*****//
config_pick_up(32'h01); //Step2. Pick up user_prj01.v
//*****//
soc_FIR_idle_chk(); //Step3. SoC side check FIR is idle
//*****//
soc_up_cfg_write(12'h10, 4'b1111, DATA_LENGTH); //Step4. Program data length
soc_up_cfg_write(12'h20, 4'b1111, 32'd0); //Step5. Program tap parameters
soc_up_cfg_write(12'h24, 4'b1111, -32'd10); //Step5. Cont'd
soc_up_cfg_write(12'h28, 4'b1111, -32'd9); //Step5. Cont'd
soc_up_cfg_write(12'h2C, 4'b1111, 32'd23); //Step5. Cont'd
soc_up_cfg_write(12'h30, 4'b1111, 32'd56); //Step5. Cont'd
soc_up_cfg_write(12'h34, 4'b1111, 32'd63); //Step5. Cont'd
soc_up_cfg_write(12'h38, 4'b1111, 32'd56); //Step5. Cont'd
soc_up_cfg_write(12'h3C, 4'b1111, 32'd23); //Step5. Cont'd
soc_up_cfg_write(12'h40, 4'b1111, -32'd9); //Step5. Cont'd
soc_up_cfg_write(12'h44, 4'b1111, -32'd10); //Step5. Cont'd
soc_up_cfg_write(12'h48, 4'b1111, 32'd0); //Step5. Cont'd
//*****//
soc_readback_check(12'h10, 4'b1111, DATA_LENGTH); //Step6. Read back data length & check
soc_readback_check(12'h20, 4'b1111, 32'd0); //Step7. Read back tap parameters & check
soc_readback_check(12'h24, 4'b1111, -32'd10); //Step7. Cont'd
soc_readback_check(12'h28, 4'b1111, -32'd9); //Step7. Cont'd
soc_readback_check(12'h2C, 4'b1111, 32'd23); //Step7. Cont'd
soc_readback_check(12'h30, 4'b1111, 32'd56); //Step7. Cont'd
soc_readback_check(12'h34, 4'b1111, 32'd63); //Step7. Cont'd
soc_readback_check(12'h38, 4'b1111, 32'd56); //Step7. Cont'd
soc_readback_check(12'h3C, 4'b1111, 32'd23); //Step7. Cont'd
soc_readback_check(12'h40, 4'b1111, -32'd9); //Step7. Cont'd
soc_readback_check(12'h44, 4'b1111, -32'd10); //Step7. Cont'd
soc_readback_check(12'h48, 4'b1111, 32'd0); //Step7. Cont'd
//*****//
soc_start_FIR(); //Step8. Program ap_start = 1, write
address [32'h3000_0000] <- 32'd1

```

Sub function：

```

2776 task soc_up_cfg_write;
2777     input [11:0] offset;           //4K range
2778     input [3:0] sel;
2779     input [31:0] data;
2780
2781     begin
2782         @(posedge soc_coreclk);
2783         wbs_adr <= UP_BASE;
2784         wbs_adr[11:2] <= offset[11:2]; //only provide DW address
2785
2786         wbs_wdata <= data;
2787         wbs_sel <= sel;
2788         wbs_cyc <= 1'b1;
2789         wbs_stb <= 1'b1;
2790         wbs_we <= 1'b1;
2791
2792         @(posedge soc_coreclk);
2793         while(wbs_ack==0) begin
2794             @(posedge soc_coreclk);
2795         end
2796
2797         $display($time, "=> soc_up_cfg_write : wbs_adr=%x, wbs_sel=%b, wbs_wdata=%x", wbs_adr, wbs_sel,
wbs_wdata);
2798     end
2799 endtask

```

```

749 //*****//
750 // //
751 // SoC side readback and check //
752 // //
753 //*****//
754 task soc_readback_check;
755     input [11:0] offset;           //4K range
756     input [3:0] sel;
757     input [31:0] given;
758
759     begin
760         cfg_read_data_expect_value = given;
761         soc_up_cfg_read(offset, sel);
762
763         check_cnt = check_cnt + 1;
764         if (cfg_read_data_captured != cfg_read_data_expect_value) begin
765             $display($time, "=> SoC readback check: [ERROR] cfg_read_data_expect_value=%x,
cfg_read_data_captured=%x", cfg_read_data_expect_value, cfg_read_data_captured);
766             error_cnt = error_cnt + 1;
767         end
768         else
769             $display($time, "=> SoC readback check: [PASS] cfg_read_data_expect_value=%x,
cfg_read_data_captured=%x", cfg_read_data_expect_value, cfg_read_data_captured);
770             $display("-----");
771         end
772     endtask

```

Question 4. Briefly describe how you do FIR initialization (tap parameter, length) from FPGA side (Test#2).

基本上，方式與 **Question 3.**方法雷同，就是利用
FPGA2soc_up_cfg_write 將(tap parameter, length)寫入後，再進行
(tap parameter, length)讀取後與 golden value 比對，此外是用提供的
task006()來做 modify。

Code :

```
tb_fsic.v user_prj1.v
584 //
585 //
586 // Test02_FIR_initial_from_FPGA //
587 //
588 //*****//
589 task test02_FIR_initial_from_FPGA;
590 begin
591 //*****//
592 system_initial(); //Step1. Initial system
593 //*****//
594 config_pick_up(32'h01); //Step2. Pick up user_prj01.v
595 //*****//
596 @ (posedge fpga_coreclk); //Step3. Set fpga_as_is_tready = 1 for
receives data from soc
597 fpga_as_is_tready <= 1;
598 //*****//
599 FPGA_FIR_idle_chk(); //Step4. Check FIR is idle, if not, wait
until FIR is idle
600 //*****//
601 FPGA2soc_up_cfg_write(28'h10, DATA_LENGTH); //Step5. Program data length
602 FPGA2soc_up_cfg_write(28'h20, 32'd0); //Step6. Program tap parameters
603 FPGA2soc_up_cfg_write(28'h24, -32'd10); //Step6. Cont'd
604 FPGA2soc_up_cfg_write(28'h28, -32'd9); //Step6. Cont'd
605 FPGA2soc_up_cfg_write(28'h2C, 32'd23); //Step6. Cont'd
606 FPGA2soc_up_cfg_write(28'h30, 32'd56); //Step6. Cont'd
607 FPGA2soc_up_cfg_write(28'h34, 32'd63); //Step6. Cont'd
608 FPGA2soc_up_cfg_write(28'h38, 32'd56); //Step6. Cont'd
609 FPGA2soc_up_cfg_write(28'h3C, 32'd23); //Step6. Cont'd
610 FPGA2soc_up_cfg_write(28'h40, -32'd9); //Step6. Cont'd
611 FPGA2soc_up_cfg_write(28'h44, -32'd10); //Step6. Cont'd
612 FPGA2soc_up_cfg_write(28'h48, 32'd0); //Step6. Cont'd
613 //*****//
614 FPGA_readback_check(32'h10, DATA_LENGTH); //Step7. Read back data length & check
615 FPGA_readback_check(32'h20, 32'd0); //Step8. Read back tap parameters & check
616 FPGA_readback_check(32'h24, -32'd10); //Step8. Cont'd
617 FPGA_readback_check(32'h28, -32'd9); //Step8. Cont'd
618 FPGA_readback_check(32'h2C, 32'd23); //Step8. Cont'd
619 FPGA_readback_check(32'h30, 32'd56); //Step8. Cont'd
620 FPGA_readback_check(32'h34, 32'd63); //Step8. Cont'd
621 FPGA_readback_check(32'h38, 32'd56); //Step8. Cont'd
622 FPGA_readback_check(32'h3C, 32'd23); //Step8. Cont'd
623 FPGA_readback_check(32'h40, -32'd9); //Step8. Cont'd
624 FPGA_readback_check(32'h44, -32'd10); //Step8. Cont'd
625 FPGA_readback_check(32'h48, 32'd0); //Step8. Cont'd
626 //*****//
```

Sub function :

```
1058 //*****//
1059 //
1060 // FPGA to soc cfg write //
1061 //
1062 //*****//
1063
1064 task FPGA2soc_up_cfg_write;
1065
1066 input [27:0] offset;
1067 input [31:0] data;
1068
1069 begin
1070 @ (posedge fpga_coreclk);
1071 fpga_axilite_write_req(FPGA_to_SOC_UP_BASE + offset , 4'b0001, data);
1072 repeat(100) @ (posedge soc_coreclk);
1073 end
1074
1075 $display("-----");
1076 endtask
1077
```



```

774 //*****//
775 //                                     //
776 //  FPGA side readback and check    //
777 //                                     //
778 //*****//
779
780 task FPGA_readback_check;
781     input [31:0] offset;
782     input [31:0] given;
783
784     begin
785         @(posedge fpga_coreclk);
786
787         soc_to_fpga_axilite_read_cpl_expect_value = given;
788         fpga_axilite_read_req(FPGA_to_SOC_UP_BASE + offset);
789
790         $display($time, "=> wait for soc_to_fpga_axilite_read_cpl_event");
791         @(soc_to_fpga_axilite_read_cpl_event);
792         $display($time, "=> got soc_to_fpga_axilite_read_cpl_event");
793         $display($time, "=> soc_to_fpga_axilite_read_cpl_captured=%x",
794             soc_to_fpga_axilite_read_cpl_captured);
795
796         check_cnt = check_cnt + 1;
797         if ( soc_to_fpga_axilite_read_cpl_expect_value != soc_to_fpga_axilite_read_cpl_captured)
798             begin
799                 $display($time, "=> FPGA_readback_check [ERROR]
800                     soc_to_fpga_axilite_read_cpl_expect_value=%x, soc_to_fpga_axilite_read_cpl_captured[27:0]=%x",
801                     soc_to_fpga_axilite_read_cpl_expect_value, soc_to_fpga_axilite_read_cpl_captured[27:0]);
802                 error_cnt = error_cnt + 1;
803             end
804         else
805             $display($time, "=> FPGA_readback_check [PASS]
806                 soc_to_fpga_axilite_read_cpl_expect_value=%x, soc_to_fpga_axilite_read_cpl_captured[27:0]=%x",
807                 soc_to_fpga_axilite_read_cpl_expect_value, soc_to_fpga_axilite_read_cpl_captured[27:0]);
808             $display("-----");
809         end
810     endtask

```

Question 5. Briefly describe how you feed in X data from FPGA side.

```

834
835 //*****//
836 //                                     //
837 //  FIR data X, Y stream data    //
838 //  1. Feed in data X[n]        //
839 //  2. Get output data Y[n]     //
840 //  3. Compare with Golden Y[n] //
841 //                                     //
842 //*****//
843 task FIR_X_Y_stream;
844     begin
845         reset_capture_expect();
846
847         soc_to_fpga_axis_expect_count = 0;
848         Golden2Axis();
849         $display($time, "=> wait for soc_to_fpga_axis_event");
850         @(soc_to_fpga_axis_event);
851         $display($time, "=> soc_to_fpga_axis_expect_count = %d", soc_to_fpga_axis_expect_count);
852         $display($time, "=> soc_to_fpga_axis_captured_count = %d", soc_to_fpga_axis_captured_count);
853
854         check_cnt = check_cnt + 1;
855         if ( soc_to_fpga_axis_expect_count != DATA_LENGTH) begin
856             $display($time, "=> [ERROR] soc_to_fpga_axis_expect_count = %d, soc_to_fpga_axis_captured_count = %d", soc_to_fpga_axis_expect_count,
857                 soc_to_fpga_axis_captured_count);
858             error_cnt = error_cnt + 1;
859         end
860         else
861             $display($time, "=> [PASS] soc_to_fpga_axis_expect_count = %d, soc_to_fpga_axis_captured_count = %d", soc_to_fpga_axis_expect_count,
862                 soc_to_fpga_axis_captured_count);
863
864         for(j=0; j<DATA_LENGTH; j=j+1)begin
865             check_cnt = check_cnt + 1;
866             if (soc_to_fpga_axis_expect_value[j] != soc_to_fpga_axis_captured[j]) begin
867                 $display($time, "=> [ERROR] index id=%d, soc_to_fpga_axis_expect_value[%d] = %x, soc_to_fpga_axis_captured[%d] = %x", j, j,
868                     soc_to_fpga_axis_expect_value[j], j, soc_to_fpga_axis_captured[j]);
869                 error_cnt = error_cnt + 1;
870             end
871             else
872                 $display($time, "=> [PASS] index id=%d, soc_to_fpga_axis_expect_value[%d] = %x, soc_to_fpga_axis_captured[%d] = %x", j, j,
873                     soc_to_fpga_axis_expect_value[j], j, soc_to_fpga_axis_captured[j]);
874             end
875         end
876
877         #200;
878         $display("-----");
879         $display("          Finish FIR data X, Y stream data          ");
880         $display("-----");
881     end
882 endtask

```

這個 task 將啟動 FIR 的串流以開始數據 X 傳輸，它將數據從 0 到 63 通過 AXI-Stream 進行傳輸。

Question 6. Briefly describe how you get output Y data in testbench, and how to do comparison with golden values.

```
089 //*****  
090 //  
091 //      Golden2AxisSwitch      //  
092 //*****  
093 //*****  
094 task Golden2Axis;  
095  
096     reg [31:0]golden_y;  
097  
098     begin  
099         $display("Start Golden Y to AXIS");  
100         @ (posedge fpga_coreclk);  
101         fpga_ax_is_tready <= 1;  
102  
103         for(j=0; j<DATA_LENGTH; j=j+1)begin  
104             golden_y = 0*j+(-10)*(((j-1)<0)? 0:(j-1))+(-9)*(((j-2)<0)? 0:(j-2))+23*(((j-3)<0)? 0:(j-3))+56*(((j-4)<0)? 0:(j-4))+63*(((j-5)<0)? 0:  
105             ((j-5))+56*(((j-6)<0)? 0:(j-6))+23*(((j-7)<0)? 0:(j-7))+(-9)*(((j-8)<0)? 0:(j-8))+(-10)*(((j-9)<0)? 0:(j-9))+0*(((j-10)<0)? 0:(j-10));  
106  
107             if (j==DATA_LENGTH-1) begin  
108                 soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count] <= {j[4:0], 4'b0000, 4'b0000, 1'b1, golden_y};  
109             end  
110             else begin  
111                 soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count] <= {j[4:0], 4'b0000, 4'b0000, 1'b0, golden_y};  
112             end  
113             'else  
114                 if (j==DATA_LENGTH-1) begin  
115                     soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count] <= {4'b0000, 4'b0000, 1'b1, golden_y};  
116                 end  
117                 else begin  
118                     soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count] <= {4'b0000, 4'b0000, 1'b0, golden_y};  
119                 end  
120             'endif  
121             soc_to_fpga_axis_expect_count <= soc_to_fpga_axis_expect_count+1;  
122             fpga_axis_req_v2[j, TID_DN_UP, 0];  
123         end  
124         $display($time, "=> Golden Y to AXIS done !!");  
125     end  
126 endtask
```

Y[n]的傳輸方式與 Question 5.雷同，都是透過 AXI-Stream 進行傳輸，差異是會增加一個重設步驟，以確保資料從 0 到 63 而不是從 64 開始，最後再與框起來的部分計算出的 golden 進行比較。

Question 7. Screenshot simulation results printed on screen, to show that your Test#1 & Test#2 complete successfully


```
*****
[Success] You Pass Test 2 !!
*****

=====
153245=> Final result [PASS], check_cnt = 0159, error_cnt = 0000
=====

=====
Congratulation !! You Pass Test 1 and Test 2 !!
=====
```

Question 8. Screenshot simulation waveform:


- Configuration cycle (when we program ['h3000_5000] = 32'h01, signal user_prj_sel changes accordingly)



program ['h3000_5000] = 32'h01 , user_prj_sel 過幾個 cycle 會


拉到 1。

- AXI-Lite transaction cycles (feed in tap parameters, data_length)



當 awvalid 拉到 1，當下的 data 會被寫入指定的 address 中，
由 axi_wdata 可知道當下寫入的 data 符合預期。

- Stream-in, Stream-out



ss_tdata 表示 index:0~63 即 stream-in，當 sm_tvalid 拉到 1 時，會
將當前的值作為 stream-out。以下為 golden 與 stream-out 值得比
較：


```

46245=> soc_to_fpga_axis_captured_count = 64
46245=> [PASS] soc_to_fpga_axis_expect_count = 64, soc_to_fpga_axis_captured_count = 64
46245=> [PASS] index id= 0, soc_to_fpga_axis_expect_value[ 0] = 000000000000 0]
= 000000000000, soc_to_fpga_axis_captured[ 0] = 000000000000
46245=> [PASS] index id= 1, soc_to_fpga_axis_expect_value[ 1] = 020000000000 1]
= 020000000000, soc_to_fpga_axis_captured[ 1] = 020000000000
46245=> [PASS] index id= 2, soc_to_fpga_axis_expect_value[ 2] = 0400ffffff6 2]
= 0400ffffff6, soc_to_fpga_axis_captured[ 2] = 0400ffffff6
46245=> [PASS] index id= 3, soc_to_fpga_axis_expect_value[ 3] = 0600ffffffe3 3]
= 0600ffffffe3, soc_to_fpga_axis_captured[ 3] = 0600ffffffe3
46245=> [PASS] index id= 4, soc_to_fpga_axis_expect_value[ 4] = 0800ffffffe7 4]
= 0800ffffffe7, soc_to_fpga_axis_captured[ 4] = 0800ffffffe7
46245=> [PASS] index id= 5, soc_to_fpga_axis_expect_value[ 5] = 0a000000023 5]
= 0a000000023, soc_to_fpga_axis_captured[ 5] = 0a000000023
46245=> [PASS] index id= 6, soc_to_fpga_axis_expect_value[ 6] = 0c00000009e 6]
= 0c00000009e, soc_to_fpga_axis_captured[ 6] = 0c00000009e
46245=> [PASS] index id= 7, soc_to_fpga_axis_expect_value[ 7] = 0e000000151 7]
= 0e000000151, soc_to_fpga_axis_captured[ 7] = 0e000000151
46245=> [PASS] index id= 8, soc_to_fpga_axis_expect_value[ 8] = 1000000021b 8]
= 1000000021b, soc_to_fpga_axis_captured[ 8] = 1000000021b
46245=> [PASS] index id= 9, soc_to_fpga_axis_expect_value[ 9] = 120000002dc 9]
= 120000002dc, soc_to_fpga_axis_captured[ 9] = 120000002dc
46245=> [PASS] index id= 10, soc_to_fpga_axis_expect_value[ 10] = 14000000393 10]
= 14000000393, soc_to_fpga_axis_captured[ 10] = 14000000393
46245=> [PASS] index id= 11, soc_to_fpga_axis_expect_value[ 11] = 1600000044a 11]
= 1600000044a, soc_to_fpga_axis_captured[ 11] = 1600000044a
46245=> [PASS] index id= 12, soc_to_fpga_axis_expect_value[ 12] = 18000000501 12]
= 18000000501, soc_to_fpga_axis_captured[ 12] = 18000000501
46245=> [PASS] index id= 13, soc_to_fpga_axis_expect_value[ 13] = 1a0000005b8 13]
= 1a0000005b8, soc_to_fpga_axis_captured[ 13] = 1a0000005b8
46245=> [PASS] index id= 14, soc_to_fpga_axis_expect_value[ 14] = 1c00000066f 14]
= 1c00000066f, soc_to_fpga_axis_captured[ 14] = 1c00000066f
46245=> [PASS] index id= 15, soc_to_fpga_axis_expect_value[ 15] = 1e000000726 15]
= 1e000000726, soc_to_fpga_axis_captured[ 15] = 1e000000726
46245=> [PASS] index id= 16, soc_to_fpga_axis_expect_value[ 16] = 200000007dd 16]
= 200000007dd, soc_to_fpga_axis_captured[ 16] = 200000007dd
46245=> [PASS] index id= 17, soc_to_fpga_axis_expect_value[ 17] = 22000000894 17]
= 22000000894, soc_to_fpga_axis_captured[ 17] = 22000000894
46245=> [PASS] index id= 18, soc_to_fpga_axis_expect_value[ 18] = 2400000094b 18]
= 2400000094b, soc_to_fpga_axis_captured[ 18] = 2400000094b

```

Question 9. Debug experience (bug found, and how to fix it)

由於 Testbench 較為複雜，有遇到一個狀況就是當 test01 與 test02 依序執行時，Stream-in, Stream-out 遇到 testing failure，主要的原因是 stream data 的 reg 並未 reset。當下多寫個 reset register function 就解決了。

```

//*****//
//
//      Reset capture and expect
//
//*****//
task reset_capture_expect;
begin
    soc_to_fpga_axis_captured_count=0;
    for(j=0; j<DATA_LENGTH; j=j+1)begin
        soc_to_fpga_axis_expect_value[j] = 0;
        soc_to_fpga_axis_captured[j] = 0;
    end

    $display("Reset capture and expect done, start transfer X & Y data !!");
end
endtask

```