
## Advanced Soc Lab01 – fsic simulation

# 112061622 王允杰

**Question 1. Show the code** that you use to program configuration address ['h3000\_5000]



**Question 2. Explain why** "By programming configuration address ['h3000\_5000], signal user\_prj\_sel[4:0] will change accordingly"?

```
48405=> Config Pick up : wbs_adr=30005000, wbs_sel=1111, wbs_wdata=00000001
```

由 wbs\_wdata 輸入不同 data,來改變 signal user\_prj\_sel。

**Question 3. Briefly describe** how you do FIR initialization (tap parameter, length) from SOC side (Test#1).

基本上,就是利用 soc\_up\_cfg\_write 將(tap parameter, length)寫入後,再進行(tap parameter, length)讀取後與 golden value 比對。

#### Code:

```
Test01 FIR initial from SoC
task test01_FIR_initial_from_SoC;
                                                                                             //Step1. Initial system
           system_initial();
           config_pick_up(32'h01);
                                                                                             //Step2. Pick up user_prj01.v
           //*****soc_FIR_idle_chk();
                                                                                             //Step3. SoC side check FIR is idle
           soc_up_cfg_write(12'h10, 4'b1111, DATA_LENGTH);
soc_up_cfg_write(12'h20, 4'b1111, 32'd0);
                                                                                             //Step4. Program data length
                                                                                             //Step5. Program tap parameters
           soc_up_cfg_write(12'h24, 4'b1111, -32'd10);
           soc_up_cfg_write(12'h28, 4'b1111, 32'd9);
soc_up_cfg_write(12'h2C, 4'b1111, 32'd23);
soc_up_cfg_write(12'h2C, 4'b1111, 32'd56);
soc_up_cfg_write(12'h30, 4'b1111, 32'd56);
soc_up_cfg_write(12'h34, 4'b1111, 32'd53);
                                                                                             //Step5. Cont'd
                                                                                             //Step5. Cont'd
                                                                                            //Step5. Cont'd
//Step5. Cont'd
           //Step5. Cont'd
                                                                                             //Step5. Cont'd
                                                                                             //Step5. Cont'd
                                                                                             //Step5. Cont'd
//Step5. Cont'd
           soc_readback_check(12'h10, 4'b1111, DATA_LENGTH);
soc_readback_check(12'h20, 4'b1111, 32'd0);
soc_readback_check(12'h24, 4'b1111, -32'd10);
soc_readback_check(12'h28, 4'b1111, -32'd9);
                                                                                             //Step6. Read back data length & check
                                                                                             //Step7. Read back tap parameters & check
                                                                                             //Step7. Cont'd
                                                                                             //Step7. Cont'd
           soc_readback_check(12'h2C, 4'b1111, 32'd23);
                                                                                             //Step7. Cont'd
           soc_readback_check(12'h30, 4'b1111, 32'd56);
soc_readback_check(12'h34, 4'b1111, 32'd56);
soc_readback_check(12'h38, 4'b1111, 32'd56);
soc_readback_check(12'h36, 4'b1111, 32'd23);
                                                                                             //Step7. Cont'd
                                                                                             //Step7. Cont'd
                                                                                             //Step7. Cont'd
                                                                                             //Step7. Cont'd
           soc_readback_check(12'h40, 4'b1111, -32'd9);
                                                                                             //Step7. Cont'd
           soc_readback_check(12'h44, 4'b1111, -32'd10);
                                                                                             //Step7. Cont'd
           soc_readback_check(12'h48,
                                                                                             //Step7. Cont'd
           soc_start_FIR();
                                                                                             //Step8. Program ap_start = 1, write
```

#### Sub function:

```
task soc_up_cfg_write;
2776
               input [11:0] offset;
input [3:0] sel;
                                                  //4K range
2778
2779
               input [31:0] data;
2780
2781
                    @ (posedge soc_coreclk);
wbs_adr <= UP_BASE;
wbs_adr[11:2] <= offset[11:2]; //only provide DW address</pre>
2782
2783
2784
2785
2786
                    wbs_wdata <= data;
2787
                    wbs_sel <= sel;
                    wbs_cyc <= 1'b1;
wbs_stb <= 1'b1;
2788
2789
                    wbs_we <= 1'b1;
2790
2791
2792
                    @(posedge soc coreclk);
2793
                    while(wbs_ack==0) begin
2794
                         @(posedge soc_coreclk);
2795
2796
                    $display($time, "=> soc_up_cfg_write : wbs_adr=%x, wbs_sel=%b, wbs_wdata=%x", wbs_adr, wbs_sel,
2797
     wbs_wdata);
2798
           endtask
2799
```

```
749
      //***************
750
751
          SoC side readback and check
752
753
754
      task soc readback check;
          input [11:0] offset;
755
                               //4K range
          input [3:0] sel;
756
          input [31:0] given;
757
758
759
             cfg_read_data_expect_value = given;
760
761
             soc_up_cfg_read(offset, sel);
762
             check_cnt = check_cnt + 1;
763
             if (cfg_read_data_captured !== cfg_read_data_expect_value) begin
764
                 $display($time, "=> SoC readback check: [ERROR] cfg_read_data_expect_value=%x
765
   cfg_read_data_captured=%x", cfg_read_data_expect_value, cfg_read_data_captured);
766
                 error_cnt = error_cnt + 1;
             end
767
768
             else
769
                 $display($time, "=> SoC readback check: [PASS] cfg_read_data_expect_value=%x,
  770
          end
771
      endtask
772
```

**Question 4. Briefly describe** how you do FIR initialization (tap parameter, length) from FPGA side (Test#2).

基本上,方式與 Question 3.方法雷同,就是利用

FPGA2soc\_up\_cfg\_write 將(tap parameter, length)寫入後,再進行 (tap parameter, length)讀取後與 golden value 比對,此外是用提供 的 task006()來做 modify。

#### Code:

```
tb_fsic.v
                                                                                                                         user pri1.v
585
                 Test02_FIR_initial_from_FPGA
586
587
588
           task test02_FIR_initial_from_FPGA;
590
                 begin
                                                                                                           //Step1. Initial system
                       592
                                                                                                          //
//Step2. Pick up user_prj01.v
*//
593
594
                       config_pick_up(32'h01);
595
    @ (posedge fpga_coreclk);
receives data from soc
                                                                                                           //Step3. Set fpga_as_is_tready = 1 for
596
                       fpga_as_is_tready <= 1;</pre>
597
598
                                                                                                           //Step4. Check FIR is idle, if not, wait
599
                       FPGA_FIR_idle_chk();
                     s idle

//******

FPGA2soc_up_cfg_write(28'h10, DATA_LENGTH);

FPGA2soc_up_cfg_write(28'h20, 32'd0);

FPGA2soc_up_cfg_write(28'h24, -32'd10);

FPGA2soc_up_cfg_write(28'h28, -32'd2);

FPGA2soc_up_cfg_write(28'h26, 32'd23);

FPGA2soc_up_cfg_write(28'h30, 32'd56);

FPGA2soc_up_cfg_write(28'h34, 32'd56);

FPGA2soc_up_cfg_write(28'h34, 32'd56);
    until FIR is idle
600
601
                                                                                                           //Step5. Program data length
                                                                                                           //Step6. Program tap parameters
602
                                                                                                           //Step6. Cont'd
                                                                                                           //Step6. Cont'd
//Step6. Cont'd
604
605
606
                                                                                                           //Step6. Cont'd
                                                                                                           //Step6. Cont'd
607
                      608
                                                                                                           //Step6. Cont'd
609
                                                                                                           //Step6. Cont'd
610
                                                                                                           //Step6. Cont'd
611
                                                                                                           //Step6. Cont'd
                                                                                                           //Step6. Cont'd
612
613
614
                       FPGA_readback_check(32'h10, DATA_LENGTH);
                                                                                                           //Step7. Read back data length & check
                       FPGA_readback_check(32'h20, 32'd0);
FPGA_readback_check(32'h24, -32'd10);
FPGA_readback_check(32'h28, -32'd9);
615
                                                                                                           //Step8. Read back tap parameters & check
                                                                                                            //Step8. Cont'd
616
617
                                                                                                           //Step8. Cont'd
                       FPGA_readback_check(32'h2C, 32'd23);
FPGA_readback_check(32'h30, 32'd56);
618
                                                                                                           //Step8. Cont'd
                                                                                                           //Step8. Cont'd
                       FPGA_readback_check(32'h34, 32'd63);
FPGA_readback_check(32'h38, 32'd56);
                                                                                                           //Step8. Cont'd
//Step8. Cont'd
620
621
                      FPGA_readback_check(32'h3c, 32'd23);
FPGA_readback_check(32'h4d, -32'd9);
FPGA_readback_check(32'h4d, -32'd10);
FPGA_readback_check(32'h4d, -32'd10);
FPGA_readback_check(32'h4d, 32'd10);
622
                                                                                                           //Step8. Cont'd
                                                                                                           //Step8. Cont'd
623
624
                                                                                                           //Step8. Cont'd
625
                                                                                                           //Step8. Cont'd
```

#### Sub function:

```
1058
1059
                                          //
         //
1060
               FPGA to soc cfg write
1061
1062
1063
        task FPGA2soc_up_cfg_write;
1064
1065
1066
             input [27:0] offset;
             input [31:0] data;
1067
1068
1069
             begin
1070
                 @ (posedge fpga_coreclk);
                 fpga axilite write req(FPGA to SOC UP BASE + offset , 4'b0001, data);
1071
                 repeat(100) @ (posedge soc_coreclk);
1072
1073
1074
1075
             $display("----");
         endtask
1076
1077
```

```
//**********************
775
776
               FPGA side readback and check
777
          ·//**************************
779
          task FPGA_readback_check;
780
781
                input [31:0] offset;
                input [31:0] given;
783
784
               begin
785
                     @ (posedge fpga_coreclk);
786
                     soc_to_fpga_axilite_read_cpl_expect_value = given;
787
                     fpga_axilite_read_req(FPGA_to_SOC_UP_BASE + offset);
788
                     $display($time, "=> wait for soc_to_fpga_axilite_read_cpl_event");
@(soc_to_fpga_axilite_read_cpl_event);
$display($time, "=> got soc_to_fpga_axilite_read_cpl_event");
$display($time, "=> soc_to_fpga_axilite_read_cpl_captured=%x",
790
791
     soc_to_fpga_axilite_read_cpl_captured);
794
795
                          check_cnt = check_cnt + 1;
796
                          if ( soc_to_fpga_axilite_read_cpl_expect_value !== soc_to_fpga_axilite_read_cpl_captured)
     $display($time, "=> FPGA_readback_check [ERROR]
soc_to_fpga_axilite_read_cpl_expect_value=%x, soc_to_fpga_axilite_read_cpl_captured[27:0]=%x",
797
     soc_to_fpgg_axilite_read_cpl_expect_value, soc_to_fpga_axilite_read_cpl_captured[27:0]);
798
                                error_cnt = error_cnt + 1;
                           end
799
800
                          else
     $display($time, "=> FPGA_readback_check [PASS]
soc_to_fpga_axilite_read_cpl_expect_value=%x, soc_to_fpga_axilite_read_cpl_captured[27:0]=%x",
soc_to_fpga_axilite_read_cpl_expect_value, soc_to_fpga_axilite_read_cpl_captured[27:0]);
801
802
803
804
               end
          endtask
805
```

## Question 5. Briefly describe how you feed in X data from FPGA side.

```
///
// FIR data X, Y stream data
// 1. Feed in data X[n]
// 2. Get output data Y[n]
// 3. Compare with Golden Y[n]
                     task FIR X Y stream;
begin
                                                  reset_capture_expect();
                                                  soc to fpga_axis_expect_count = 0;
Golden2Axis();
$display($time, "=> wait for soc_to_fpga_axis_event");
                            @(soc to fpga axis event);
$display($time, "=> soc to fpga axis expect_count = %d", soc to fpga axis expect_count);
$display($time, "=> soc to fpga axis captured_count = %d", soc to fpga axis captured_count);
      check_cnt = check_cnt + 1;

if ( soc_to_fpga_axis_expect_count != DATA_LENGTH) begin

$display($time, "=> [ERROR] soc_to_fpga_axis_expect_count = %d, soc_to_fpga_axis_captured_count = %d", soc_to_fpga_axis_expect_count,

soc_to_fpga_axis_captured_count);

error_cnt = error_cnt + 1;
                                                  end
else
       Sdisplay(Stime, "=> [PASS] soc to fpga axis expect count = %d, soc to fpga axis captured count = %d", soc to fpga axis expect count, soc to fpga axis captured count);
861
862
862 for(j=0; j<DATA_LENGTH; j=j+1)begin
864 check_cnt = check_cnt + 1;
865 if (soc_to_fpga_axis_expect_value[j] != soc_to_fpga_axis_captured[j] ) begin
866 $display($time, "=> [ERGOR] index_id=%d, soc_to_fpga_axis_expect_value[%d] = %x, soc_to_fpga_axis_captured[%d] = %x", j, j,
867 soc_to_fpga_axis_expect_value[j], j, soc_to_fpga_axis_captured[j]);
868 error_cnt = error_cnt + 1;
869
                                                                end
else
ime. "⇒ [PASS] index id=4d, soo
form axis_captured]
      else
$display($time, "=> [PASS] index id=%d, soc to soc_to_fpga_axis_expect_value[j], j, soc_to_fpga_axis_captured[j]);
end
870
                                                                                                                            to fpga axis expect value[%d] = %x, soc to fpga axis captured[%d] = %x", j, j,
873
                                                                 $display('
$display('
$display('
                                                                                             Finish FIR data X, Y stream data
```

這個 task 將啟動 FIR 的串流以開始數據 X 傳輸,它將數據從 0 到 63 通過 AXI-Stream 進行傳輸。


**Question 6. Briefly describe** how you get output Y data in testbench, and how to do comparison with golden values.

Y[n]的傳輸方式與 Question 5.雷同,都是透過 AXI-Stream 進行傳輸,差異是會增加一個重設步驟,以確保資料從 0 到 63 而不是從 64 開始,最後再與框起來的部分計算出的 golden 進行比較。

# **Question 7. Screenshot simulation results** printed on screen, to show that your Test#1 & Test#2 complete successfully

## **Question 8. Screenshot simulation waveform:**

• Configuration cycle (when we program ['h3000\_5000] = 32'h01, signal user\_prj\_sel changes accordingly)



program ['h3000\_5000] = 32'h01, user\_prj\_sel 過幾個 cycle 會

## 拉到 **1**。

• AXI-Lite transaction cycles (feed in tap parameters, data\_length)



當 awvalid 拉到 1,當下的 data 會被寫入指定的 address 中,由 axi\_wdata 可知道當下寫入的 data 符合預期。

• Stream-in, Stream-out



ss\_tdata 表示 index:0~63 即 stream-in,當 sm\_tvalid 拉到 1 時,會 將當前的值作為 stream-out。以下為 golden 與 stream-out 值得比 較:

```
46245=> [PASS] soc_to_fpga_axis_expect_count = 64, soc_to_fpga_axis_captured_count = 64
46245=> [PASS] index id= 0. soc to fpga_axis_expect_value[
                                                                                                                                                                                         0]

    soc to fpga axis expect value

2. soc to fpga axis expect_value[
2] = 0400fffffff6
                                                                                                                                                                                          2]
                                                                                           3, soc_to_fpga_axis_expect_value[
3] = 0600ffffffe3
4, soc_to_fpga_axis_expect_value[
4] = 0800ffffffe7
                                                                                             5, soc_to_fpga_axis_expect_value[
5] = 0a0000000023
6, soc_to_fpga_axis_expect_value[
                                                                                                                                                                                         5]
                                                                                                                                                                                          6]
                                                                                              6] = 0c000000009e
7, soc_to_fpga_axis_expect_value[
                                                                                                                                                                                          7]
                                                                                              7] = 0e0000000151

8, soc_to_fpga_axis_expect_value[

8] = 10000000021b

9, soc_to_fpga_axis_expect_value[

9] = 1200000002dc
                                                                                                                                                                                         81
                                                                                                                                                                                         91
                                                                                               9] = 12000000020C

10, soc_to_fpga_axis_expect_value[

10] = 140000000393

11, soc_to_fpga_axis_expect_value[

11] = 16000000044a

12, soc_to_fpga_axis_expect_value[

12] = 18000000051
                                                                                                                                                                                        10]
                                                                                                                                                                                        121
                                                                                               13, soc_to_fpga_axis_expect_value[
13] = 1a00000005b8
14, soc_to_fpga_axis_expect_value[
                                                                                               14] = 1c000000066f
15, soc_to_fpga_axis_expect_value[
15] = 1e0000000726
                                                                                                                                                                                        151
                                                                                                     soc_to_fpga_axis_expect_value[
16] = 2000000007dd
                                                                                                                                                                                        16]
                                                                                                    17] = 220000000894
, soc_to_fpga_axis_expect_value[
                                                                                                    18] = 24000000094b
```

### Question 9. Debug experience (bug found, and how to fix it)

由於 Testbench 較為複雜,有遇到一個狀況就是當 test01 與 test02 依序執行時,Stream-in, Stream-out 遇到 testing failure,主要的原因是 stream data 的 reg 並未 reset。當下多寫個 reset register function 就解決了。