## University of Rochester

ECE 200 - COMPUTER ORGANIZATION

## Lab 4 Report

Adam Stenson

## Abstract

In this lab I simulated a single-cycle 16 bit RISC processor in a mostly structural fashion. In total 26 instructions were implemented.

- 1 Introduction
- 2 Single-Cycle Implementation
- 3 Additional Instructions
- 4 Test Bench

All 26 instructions were tested in the same test bench code, the input instruction and the expected output is shown in the following table.

Instruction Type	Instruction Code (Hex)	Expected Output (Hex)
and		

Table 1: Test Bench

## 5 Factorial Code