

# MIPS® Architecture For Programmers Vol. III: MIPS32®/microMIPS32™ Privileged Resource Architecture

Document Number: MD00090 Revision 5.05 November 14, 2014

Copyright © 2014 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.





# **Contents**

Chapter 1: About This Book	13
1.1: Typographical Conventions	13
1.1.1: Italic Text	14
1.1.2: Bold Text	14
1.1.3: Courier Text	14
1.2: UNPREDICTABLE and UNDEFINED	14
1.2.1: UNPREDICTABLE	
1.2.2: UNDEFINED	
1.2.3: UNSTABLE	15
1.3: Special Symbols in Pseudocode Notation	15
1.4: Notation for Register Field Accessibility	18
1.5: For More Information	20
Chapter 2: The MIPS32 and microMIPS32 Privileged Resource Architecture	21
2.1: Introduction	21
2.2: The MIPS Coprocessor Model	21
2.2.1: CP0 - The System Coprocessor	21
2.2.2: CP0 Registers	21
Chapter 3: MIPS32 and microMIPS32 Operating Modes	23
3.1: Debug Mode	
3.2: Kernel Mode	
3.3: Supervisor Mode	
3.4: User Mode	
3.5: Other Modes	
3.5.1: 64-bit Floating Point Operations Enable	
3.5.2: 64-bit FPR Enable	
3.5.3: Coprocessor 0 Enable	
3.5.4: ISA Mode	
Chapter 4: Virtual Memory	27
4.1: Differences between Releases of the Architecture	
4.1.1: Virtual Memory	
4.1.2: Protection of Virtual Memory Pages	
4.1.3: Context Register	
4.1.4: Segmentation Control	
4.1.5: Enhanced Virtual Addressing	
4.2: Terminology	
4.2.1: Address Space	
4.2.2: Segment and Segment Size	
4.2.3: Physical Address Size (PABITS)	
4.3: Virtual Address Spaces	
4.4: Compliance	
4.5: Access Control as a Function of Address and Operating Mode	
4.6: Address Translation and Cacheability & Coherency Attributes for the kseg0 and kseg1 Segments	
4.7: Address Translation for the kuseg Segment when Status <sub>FRI</sub> = 1	

4.8: Special Behavior for the kseg3 Segment when Debug <sub>DM</sub> = 1	
4.9: TLB-Based Virtual Address Translation	33
4.9.1: Address Space Identifiers (ASID)	32
4.9.2: TLB Organization	
4.9.3: TLB Initialization	35
4.9.4: Address Translation	
4.10: Segmentation Control	
4.10.1: Exception Behavior under Segmentation Control	
4.11: Enhanced Virtual Addressing	
4.11.1: EVA Segmentation Control Configuration	
4.11.2: Enhanced Virtual Address (EVA) Instructions	
4.12: Hardware Page Table Walker	
4.12.1: Multi-Level Page Table support	
4.12.2: PTE and Directory Entry Format	
4.12.3: Hardware page table walking process	
1. 12.0. Hardward page table walking process	02
Chapter 5: Common Device Memory Map	60
5.1: CDMMBase Register	
5.1: CDMM-Access Control and Device Register Blocks	
5.2.1: Access Control and Status Registers	
5.2.1. Access Control and Status Registers	
Objection Collectors and Everytions	70
Chapter 6: Interrupts and Exceptions	
6.1: Interrupts	
6.1.1: Interrupt Modes	
6.1.2: Generation of Exception Vector Offsets for Vectored Interrup	
6.2: Exceptions	
6.2.1: Exception Priority	
6.2.2: Exception Vector Locations	
6.2.3: General Exception Processing	
6.2.4: EJTAG Debug Exception	
6.2.5: Reset Exception	
6.2.6: Soft Reset Exception	
6.2.7: Non Maskable Interrupt (NMI) Exception	
6.2.8: Machine Check Exception	
6.2.9: Address Error Exception	
6.2.10: TLB Refill Exception	
6.2.11: Execute-Inhibit Exception	
6.2.12: Read-Inhibit Exception	96
6.2.13: TLB Invalid Exception	
6.2.14: TLB Modified Exception	
6.2.15: Cache Error Exception	
6.2.16: Bus Error Exception	99
6.2.17: Integer Overflow Exception	
6.2.18: Trap Exception	
6.2.19: System Call Exception	
6.2.20: Breakpoint Exception	
6.2.21: Reserved Instruction Exception	
6.2.22: Coprocessor Unusable Exception	
6.2.23: Floating Point Exception	
6.2.24: Coprocessor 2 Exception	
6.2.25: Watch Exception	
6.2.26: Interrupt Exception	400

Chapter 7: GPR Shadow Registers	
7.1: Introduction to Shadow Sets	
7.2: Support Instructions	106
Chapter 8: CP0 Hazards	107
8.1: Introduction	
8.2: Types of Hazards	
8.2.1: Possible Execution Hazards	
8.2.2: Possible Instruction Hazards	
8.3: Hazard Clearing Instructions and Events	
8.3.1: MIPS32 Instruction Encoding	
8.3.2: microMIPS32 Instruction Encoding	
Chapter 9: Coprocessor 0 Registers	112
9.1: Coprocessor 0 Register Summary	
9.2: Notation	
9.3: Writing CPU Registers	
9.4: Index Register (CP0 Register 0, Select 0)	
9.5: Random Register (CP0 Register 1, Select 0)	
9.6: EntryLo0, EntryLo1 (CP0 Registers 2 and 3, Select 0)	
9.7: Context Register (CP0 Register 4, Select 0)	
9.8: ContextConfig Register (CP0 Register 4, Select 1)	
9.9: UserLocal Register (CP0 Register 4, Select 2)	
9.10: PageMask Register (CP0 Register 5, Select 0)	
9.11: PageGrain Register (CP0 Register 5, Select 1)	140
9.12: SegCtl0 (CP0 Register 5, Select 2)	
9.13: SegCtl1 (CP0 Register 5, Select 3)	
9.14: SegCtl2 (CP0 Register 5, Select 4)	
9.15: PWBase Register (CP0 Register 5, Select 5)	
9.16: PWField Register (CP0 Register 5, Select 6)	
9.17: PWSize Register (CP0 Register 5, Select 7)	
9.18: Wired Register (CP0 Register 6, Select 0)	
9.19: PWCtl Register (CP0 Register 6, Select 6)	
9.20: HWREna Register (CP0 Register 7, Select 0)	162
9.21: BadVAddr Register (CP0 Register 8, Select 0)	164
9.22: BadInstr Register (CP0 Register 8, Select 1)	165
9.23: BadInstrP Register (CP0 Register 8, Select 2)	167
9.24: Count Register (CP0 Register 9, Select 0)	
9.25: Reserved for Implementations (CP0 Register 9, Selects 6 and 7)	168
9.26: EntryHi Register (CP0 Register 10, Select 0)	
9.27: Compare Register (CP0 Register 11, Select 0)	
9.28: Reserved for Implementations (CP0 Register 11, Selects 6 and 7)	
9.29: Status Register (CP Register 12, Select 0)	
9.30: IntCtl Register (CP0 Register 12, Select 1)	
9.31: SRSCtl Register (CP0 Register 12, Select 2)	
9.32: SRSMap Register (CP0 Register 12, Select 3)	
9.33: Cause Register (CP0 Register 13, Select 0)	
9.34: NestedExc (CP0 Register 13, Select 5)	
9.35: Exception Program Counter (CP0 Register 14, Select 0)	
9.35.1: Special Handling of the EPC Register in Processors that Implement MIPS16e ASE	
or microMIPS32 Base Architecture	102
9.36: Nested Exception Program Counter (CP0 Register 14, Select 2)	
9.37: Processor Identification (CP0 Register 15, Select 0)	
5.67. 1 1000301 Identification (Of 6 Neglister 13, Oelect 0)	130

Appendix B: Revision History	281
A.3.5: Software Compatibility	
A.3.4: Changes to the COP0 Registers	
A.3.3: Changes to the TLB Instructions	
A.3.2: Programming Interface	
A.3.1: MMU Organization	
A.3: Dual Variable-Page-Size and Fixed-Page-Size TLBs	
A.2.3: Changes to the CP0 Register Interface	
A.2.2: Address Translation	
A.2.1: BAT Organization	
A.2: Block Address Translation	
A.1.3: Changes to the CP0 Register Interface	
A.1.2: Cacheability Attributes	
A.1.1: Fixed Address Translation	267
A.1: Fixed Mapping MMU	
Appendix A: Alternative MMU Organizations	
9.66: KScratchn Registers (CP0 Register 31, Selects 2 to 7)	265
9.65: DESAVE Register (CP0 Register 31)	
the MIPS16e ASE or microMIPS32 Base Architecture	
9.64.1: Special Handling of the ErrorEPC Register in Processors That Implement	
9.64: ErrorEPC (CP0 Register 30, Select 0)	262
9.63: DataHi Register (CP0 Register 29, Select 1, 3)	
9.62: TagHi Register (CP0 Register 29, Select 0, 2)	
9.61: DataLo Register (CP0 Register 28, Select 1, 3)	
9.60: TagLo Register (CP0 Register 28, Select 0, 2)	
9.59: CacheErr Register (CP0 Register 27, Select 0)	
9.58: ErrCtl Register (CP0 Register 26, Select 0)	
9.57: Performance Counter Register (CP0 Register 25)	
MIPS16e ASE or microMIPS32 Base Architecture	
9.56.1: Special Handling of the DEPC Register in Processors That Implement the	050
9.56: DEPC Register (CP0 Register 24)	250
9.55: Debug2 Register (CP0 Register 23, Select 6)	
9.54: Debug Register (CP0 Register 23, Select 0)	
9.53: Reserved for Implementations (CP0 Register 22, all Select values)	
9.52: WatchLib Register (CP0 Register 19)	
9.51: WatchLo Register (CP0 Register 18)	
9.50: Memory Accessibility Attribute Register Index (CP0 Register 17, Select 1)	
9.49: Memory Accessibility Attribute Register (CP0 Register 17, Select 1)	
9.48: Load Linked Address (CP0 Register 17, Select 0)	
9.47: Reserved for Implementations (CP0 Register 16, Selects 6 and 7)	
9.46: Configuration Register 5 (CP0 Register 16, Select 5)	
9.45: Configuration Register 4 (CP0 Register 16, Select 4)	
9.44: Configuration Register 3 (CP0 Register 16, Select 3)	
9.43: Configuration Register 2 (CP0 Register 16, Select 2)	
9.42: Configuration Register 1 (CP0 Register 16, Select 1)	
9.41: Configuration Register (CP0 Register 16, Select 0)	
9.40: CMGCRBase Register (CP0 Register 15, Select 3)	
9.39: CDMMBase Register (CP0 Register 15, Select 2)	
9.38: EBase Register (CP0 Register 15, Select 1)	198

# **Figures**

Figure 4.1: Virtual Address Space	29
Figure 4.2: References as a Function of Operating Mode	31
Figure 4.3: Contents of a TLB Entry	34
Figure 4.4: Legacy addressability	51
Figure 4.5: EVA addressability	51
Figure 4.6: Legacy to EVA address configuration	52
Figure 4.7: Page Table Walk Process	56
Figure 4.8: Page Table Walk Process & COP0 Control fields	57
Figure 4.9: 4-byte Leaf PTE	60
Figure 4.10: 4-byte Non-Leaf PTE Options	60
Figure 4.11: 4-Byte Rotated PTE Formats	
Figure 4.12: 8-byte Leaf PTE	61
Figure 4.13: 8-Byte Non-leaf PTE Options	
Figure 4.14: 8-Byte Rotated PTE Formats	
Figure 5.1: Example Organization of the CDMM	
Figure 5.2: Access Control and Status Register	
Figure 6.1: Interrupt Generation for Vectored Interrupt Mode	
Figure 6.2: Interrupt Generation for External Interrupt Controller Interrupt Mode	
Figure 9.1: Index Register Format	
Figure 9.2: Random Register Format	
Figure 9-3: EntryLo0, EntryLo1 Register Format in Release 1 of the Architecture	
Figure 9-4: EntryLo0, EntryLo1 Register Format in Release 2 of the Architecture	
Figure 9-5: EntryLo0, EntryLo1 Register Format in Release 3 of the Architecture	125
Figure 9-6: EntryLo0, EntryLo1 Register Format in Release 5	
Figure 9.7: Context Register Format when Config3CTXTC=0 and Config3SM=0	
Figure 9.8: Context Register Format when Config3CTXTC=1 or Config3SM=1	
Figure 9.9: ContextConfig Register Format	
Figure 9.10: UserLocal Register Format	
Figure 9.11: PageMask Register Format	
Figure 9-12: PageGrain Register Format	
Figure 9.13: SegCtl0 Register Format (CP0 Register 5, Select 2)	
Figure 9.14: SegCtl1 Register Format (CP0 Register 5, Select 3)	146
Figure 9.15: SegCtl2 Register Format (CP0 Register 5, Select 4)	146
Figure 9.16: PWBase Register Format	
Figure 9.17: PWField Register Format	
Figure 9.18: PWSize Register Format	
Figure 9.19: Wired And Random Entries In The TLB	
Figure 9.20: Wired Register Format	
Figure 9.21: PWCtl Register Format	
Figure 9.22: HWREna Register Format	
Figure 9.23: BadVAddr Register Format	
Figure 9.24: BadInstr Register Format	
Figure 9.25: BadInstrP Register Format	
Figure 9.26: Count Register Format	
Figure 9.27: EntryHi Register Format	
Figure 9.28: Compare Register Format	
Figure 9.20: Status Register Format	172

Figure 9.30: IntCtl Register Format	179
Figure 9.31: SRSCtl Register Format	182
Figure 9.32: SRSMap Register Format	
Figure 9.33: Cause Register Format	
Figure 9.34: NestedExc Register Format	191
Figure 9.35: EPC Register Format	
Figure 9.36: NestedEPC Register Format	
Figure 9.37: PRId Register Format	196
Figure 9.38: EBase Register Format	198
Figure 9.39: EBase Register Format	199
Figure 9.40: CDMMBase Register	202
Figure 9.41: CMGCRBase Register	
Figure 9.42: Config Register Format	204
Figure 9.43: Config1 Register Format	207
Figure 9.44: Config2 Register Format	211
Figure 9-45: Config3 Register Format	214
Figure 9.46: Config4 Register Format	221
Figure 9.47: Config5 Register Format	227
Figure 9-48: LLAddr Register Format (pre Release 5)	232
Figure 9-49: LLAddr Register Format (Release 5)	232
Figure 9.50: MAAR Register Format	237
Figure 9.51: MAAR Index Register Format	241
Figure 9.52: WatchLo Register Format	243
Figure 9.53: WatchHi Register Format	245
Figure 9.54: Performance Counter Control Register Format	251
Figure 9.55: Performance Counter Counter Register Format	
Figure 9-56: Example TagLo Register Format	257
Figure 9.57: ErrorEPC Register Format	262
Figure 9.58: KScratchn Register Format	
Figure A.1: Memory Mapping when ERL = 0	
Figure A.2: Memory Mapping when ERL = 1	
Figure A.3: Config Register Additions	
Figure A 4: Contents of a BAT Entry	272

# **Tables**

Table 1.1: Symbols Used in Instruction Operation Statements	15
Table 1.2: Read/Write Register Field Notation	18
Table 4.1: Virtual Memory Address Spaces	30
Table 4.2: Address Space Access as a Function of Operating Mode	32
Table 4.3: Address Translation and Cacheability and Coherency Attributes for the kseg0 and	
kseg1 Segments	33
Table 4.4: Physical Address Generation	42
Table 4.5: Segment Configuration for 3GB EVA	52
Table 4.6: EVA Load/Store Instructions	
Table 4.7: Address translation behavior for EVA load/store instructions	53
Table 4.8: Address translation behavior for ordinary load/store instructions	54
Table 5.1: Access Control and Status Register Field Descriptions	71
Table 6.1: Interrupt Modes	
Table 6.2: Request for Interrupt Service in Interrupt Compatibility Mode	75
Table 6.3: Relative Interrupt Priority for Vectored Interrupt Mode	78
Table 6.4: Exception Vector Offsets for Vectored Interrupts	83
Table 6.5: Interrupt State Changes Made Visible by EHB	84
Table 6.6: Priority of Exceptions	85
Table 6.7: Exception Type Characteristics	86
Table 6.8: Exception Vector Base Addresses	87
Table 6.9: Exception Vector Offsets	87
Table 6.10: Exception Vectors	
Table 6.11: Value Stored in EPC, ErrorEPC, or DEPC on an Exception	
Table 7.1: Instructions Supporting Shadow Sets	
Table 8.1: Possible Execution Hazards	107
Table 8.2: Possible Instruction Hazards	
Table 8.3: Hazard Clearing Instructions	
Table 9.1: Coprocessor 0 Registers in Numerical Order	
Table 9.2: Read/Write Bit Field Notation	
Table 9.3: Index Register Field Descriptions	
Table 9.4: Random Register Field Descriptions	
Table 9.5: EntryLo0, EntryLo1 Register Field Descriptions in Release 1 of the Architecture	
Table 9.6: EntryLo0, EntryLo1 Register Field Descriptions in Release 2 of the Architecture	
Table 9.7: EntryLo Field Widths as a Function of PABITS	
Table 9.8: EntryLo0, EntryLo1 Register Field Descriptions in Release 3 of the Architecture	
Table 10:: EntryLo0, EntryLo1 Register Field Descriptions in Release 5 of the Architecture	
Table 9.1: EntryLo Field Widths as a Function of PABITS in Release 5	129
	130
Table 9.3: Context Register Field Descriptions when Config3CTXTC=0 and Config3SM=0	
Table 9.4: Context Register Field Descriptions when Config3CTXTC=1 or Config3SM=1	
Table 9.5: ContextConfig Register Field Descriptions	
Table 9.6: Recommended ContextConfig Values	
Table 9.7: UserLocal Register Field Descriptions	
Table 9.8: PageMask Register Field Descriptions	
Table 9.9: Values for the Mask and MaskX1 Fields of the PageMask Register	
Table 9.10: PageGrain Register Field Descriptions	
Table 9.11: SegCtl0 Register Field Descriptions	145

Table 9.12:	SegCt11 Register Field Descriptions	146
	SegCtl2 Register Field Descriptions	
Table 9.14:	CFG (Segment Configuration) Field Description	146
Table 9.15:	Segment Configuration Access Control Modes	147
	Segment Configuration legacy reset state	
Table 9.17:	Segment Configuration partitioning of MIPS32 address space	147
	PWBase Register Field Descriptions	
Table 9.19:	PWField Register Field Descriptions.	151
Table 9.20:	PWSize Register Field Descriptions	154
	PS/PTEW Usage	
Table 9.22:	Wired Register Field Descriptions	157
	PWCtl Register Field Descriptions	
Table 9.24:	HugePg Field and Huge Page configurations	161
	Huge Page representation in Directory Levels	
	HWREna Register Field Descriptions	
	RDHWR Register Numbers	
	BadVAddr Register Field Descriptions	
	BadInstr Register Field Descriptions	
	BadInstrP Register Field Descriptions	
	Count Register Field Descriptions	
	EntryHi Register Field Descriptions	
	Compare Register Field Descriptions	
	Status Register Field Descriptions	
	IntCtl Register Field Descriptions	
	SRSCtl Register Field Descriptions	
	Sources for new SRSCtl <sub>CSS</sub> on an Exception or Interrupt	
Table 9.38:	SRSMap Register Field Descriptions	185
	Cause Register Field Descriptions.	
	Cause Register ExcCode Field	
	NestedExc Register Field Descriptions	
	EPC Register Field Descriptions	
	NestedEPC Register Field Descriptions	
	PRId Register Field Descriptions	
	EBase Register Field Descriptions	
	EBase Register Field Descriptions	
	Conditions Under Which EBase1512 Must Be Zero	
	CDMMBase Register Field Descriptions	
	CMGCRBase Register Field Descriptions	
	Config Register Field Descriptions.	
	Config1 Register Field Descriptions.	
	Config2 Register Field Descriptions	
	Config3 Register Field Descriptions	
	Config4 Register Field Descriptions	
	Config5 Register Field Descriptions	
	SegCtI0K Segment CCA Determination	
	LLAddr Register Field Descriptions (pre Release 5)	
	LAddr Register Field Descriptions (Release 5)	
	MAAR Register Field Descriptions	
	Valid Determination for MAAR Pair	
	Speculate Determination for MAAR Pair	
	MAAR Index Register Field Descriptions	
	WatchLo Register Field Descriptions	
	WatchHi Register Field Descriptions	
. 35.5 0.0. 1		

Table 9.7: Example Performance Counter Usage of the PerfCnt CP0 Register	251
Table 9.8: Performance Counter Control Register Field Descriptions	252
Table 9.9: Performance Counter Counter Register Field Descriptions	254
Table 10:: Example TagLo Register Field Descriptions	257
Table 9.1: ErrorEPC Register Field Descriptions	262
Table 9.2: KScratchn Register Field Descriptions	265
Table A.1: Physical Address Generation from Virtual Addresses	267
Table A.2: Config Register Field Descriptions	271
Table A.3: BAT Entry Assignments	272

## **About This Book**

The MIPS32®/microMIPS32<sup>TM</sup> Privileged Resource Architecture comes as part of a multi-volume set.

- Volume I-A describes conventions used throughout the document set, and provides an introduction to the MIPS64® Architecture
- Volume I-B describes conventions used throughout the document set, and provides an introduction to the micro<sup>TM</sup> Architecture
- Volume II-A provides detailed descriptions of each instruction in the MIPS64® instruction set
- Volume II-B provides detailed descriptions of each instruction in the microMIPS64<sup>TM</sup> instruction set
- Volume III describes the MIPS32® and microMIPS32<sup>TM</sup> Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS® processor implementation
- Volume IV-a describes the MIPS16e<sup>TM</sup> Application-Specific Extension to the MIPS64® Architecture. Beginning with Release 3 of the Architecture, microMIPS is the preferred solution for smaller code size.
- Volume IV-b describes the MDMX<sup>TM</sup> Application-Specific Extension to the MIPS64® Architecture and microMIPS64<sup>TM</sup>. It is not applicable to the MIPS32® document set nor the microMIPS32<sup>TM</sup> document set. With Release 5 of the Architecture, MDMX is deprecated. MDMX and MSA can not be implemented at the same time.
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS® Architecture.
- Volume IV-d describes the SmartMIPS®Application-Specific Extension to the MIPS32® Architecture and the microMIPS32™ Architecture.
- Volume IV-e describes the MIPS® DSP Module to the MIPS® Architecture.
- Volume IV-f describes the MIPS® MT Module to the MIPS® Architecture
- Volume IV-h describes the MIPS® MCU Application-Specific Extension to the MIPS® Architecture
- Volume IV-i describes the MIPS® Virtualization Module to the MIPS® Architecture
- Volume IV-j describes the MIPS® SIMD Architecture Module to the MIPS® Architecture

# 1.1 Typographical Conventions

This section describes the use of *italic*, **bold** and courier fonts in this book.

#### 1.1.1 Italic Text

- is used for *emphasis*
- is used for *bits*, *fields*, and *registers* that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S* and *D*
- is used for the memory access types, such as cached and uncached

#### 1.1.2 Bold Text

- represents a term that is being defined
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, **5..1** indicates numbers 5 through 1
- is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

#### 1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

#### 1.2 UNPREDICTABLE and UNDEFINED

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CPO usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

#### 1.2.1 UNPREDICTABLE

**UNPREDICTABLE** results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

**UNPREDICTABLE** results or operations have several implementation restrictions:

- Implementations of operations generating UNPREDICTABLE results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- UNPREDICTABLE operations must not read, write, or modify the contents of memory or internal state which
  is inaccessible in the current processor mode. For example, UNPREDICTABLE operations executed in user
  mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in
  another process

UNPREDICTABLE operations must not halt or hang the processor

#### 1.2.2 UNDEFINED

**UNDEFINED** operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

**UNDEFINED** operations or behavior has one implementation restriction:

• **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

#### 1.2.3 UNSTABLE

**UNSTABLE** results or values may vary as a function of time on the same implementation or instruction. Unlike **UNPREDICTABLE** values, software may depend on the fact that a sampling of an **UNSTABLE** value results in a legal transient value that was correct at some point in time prior to the sampling.

**UNSTABLE** values have one implementation restriction:

 Implementations of operations generating UNSTABLE results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

## 1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described using a high-level language pseudocode resembling Pascal. Special symbols used in the pseudocode notation are listed in Table 1.1.

**Table 1.1 Symbols Used in Instruction Operation Statements** 

Symbol	Meaning
<b>←</b>	Assignment
=, ≠	Tests for equality and inequality
II	Bit string concatenation
x <sup>y</sup>	A y-bit string formed by y copies of the single-bit value x
b#n	A constant value <i>n</i> in base <i>b</i> . For instance 10#100 represents the decimal value 100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.
0bn	A constant value <i>n</i> in base 2. For instance 0b100 represents the binary value 100 (decimal 4).
0xn	A constant value $n$ in base $16$ . For instance $0x100$ represents the hexadecimal value $100$ (decimal $256$ ).
x <sub>yz</sub>	Selection of bits $y$ through $z$ of bit string $x$ . Little-endian bit notation (rightmost bit is 0) is used. If $y$ is less than $z$ , this expression is an empty (zero length) bit string.
x.bit[y]	Bit $y$ of bitstring $x$ . Alternative to the traditional MIPS notation $x_y$ .
x.bits[yz]	Selection of bits $y$ through $z$ of bit string $x$ . Alternative to the traditional MIPS notation $x_{y,z}$ .

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

Symbol	Meaning
x.byte[y]	Byte y of bitstring x. Equivalent to the traditional MIPS notation $x_{8*y+78*y}$ .
x.bytes[yz]	Selection of bytes y through z of bit string x. Alternative to the traditional MIPS notation $x_{8*y+78*z}$ .
x.halfword[y] x.word[i] x.doubleword[i]	Similar extraction of particular bitfields (used in e.g., MSA packed SIMD vectors).
x.bit31, x.byte0, etc.	Examples of abbreviated form of x.bit[y], etc. notation, when y is a constant.
x.fieldy	Selection of a named subfield of bitstring <i>x</i> , typically a register or instruction encoding. More formally described as "Field y of register x". For example, FIR.D = "the D bit of the Coprocessor 1 Floating-point Implementation Register (FIR)".
+, -	2's complement or floating point arithmetic: addition, subtraction
*,×	2's complement or floating point multiplication (both used for either)
div	2's complement integer division
mod	2's complement modulo
/	Floating point division
<	2's complement less-than comparison
>	2's complement greater-than comparison
<b>≤</b>	2's complement less-than or equal comparison
≥	2's complement greater-than or equal comparison
nor	Bitwise logical NOR
xor	Bitwise logical XOR
and	Bitwise logical AND
or	Bitwise logical OR
not	Bitwise inversion
&&	Logical (non-Bitwise) AND
<<	Logical Shift left (shift in zeros at right-hand-side)
>>	Logical Shift right (shift in zeros at left-hand-side)
GPRLEN	The length in bits (32 or 64) of the CPU general-purpose registers
GPR[x]	CPU general-purpose register $x$ . The content of $GPR[0]$ is always zero. In Release 2 of the Architecture, $GPR[x]$ is a short-hand notation for $SGPR[SRSCtl_{CSS}, x]$ .
SGPR[s,x]	In Release 2 of the Architecture and subsequent releases, multiple copies of the CPU general-purpose registers may be implemented. SGPR[s,x] refers to GPR set s, register x.
FPR[x]	Floating Point operand register <i>x</i>
FCC[CC]	Floating Point condition code CC. FCC[0] has the same value as COC[1].
FPR[x]	Floating Point (Coprocessor unit 1), general register <i>x</i>
CPR[z,x,s]	Coprocessor unit z, general register x, select s
CP2CPR[x]	Coprocessor unit 2, general register <i>x</i>
CCR[z,x]	Coprocessor unit z, control register x
CP2CCR[x]	Coprocessor unit 2, control register <i>x</i>

#### **About This Book**

COC[z] Coprocessor unit z condition signal

Xlat[x] Translation of the MIPS16e GPR number x into the corresponding 32-bit GPR number

BigEndianMem Endian mode as configured at chip reset  $(0 \rightarrow \text{Little-Endian}, 1 \rightarrow \text{Big-Endian})$ . Specifies the endianness of

the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions) and the endi-

anness of Kernel and Supervisor mode execution.

BigEndianCPU The endianness for load and store instructions (0  $\rightarrow$  Little-Endian, 1  $\rightarrow$  Big-Endian). In User mode, this

endianness may be switched by setting the RE bit in the Status register. Thus, BigEndianCPU may be com-

puted as (BigEndianMem XOR ReverseEndian).

ReverseEndian Signal to reverse the endianness of load and store instructions. This feature is available in User mode only,

and is implemented by setting the RE bit of the Status register. Thus, ReverseEndian may be computed as

(SR<sub>RE</sub> and User mode).

LLbit Bit of **virtual** state used to specify operation for instructions that provide atomic read-modify-write. LLbit is

set when a linked load occurs and is tested by the conditional store. It is cleared, during other CPU operation,

when a store to the location would no longer be atomic. In part

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

Symbol	Meaning
PABITS	The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be $2^{PABITS} = 2^{36}$ bytes.
FP32RegistersMode	Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32 Release 1, the FPU has 32, 32-bit FPRs, in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, (and optionally in MIPS32 Release 2 and Release 3) the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR.
	In MIPS32 Release 1 implementations, <b>FP32RegistersMode</b> is always a 0. MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In such a case <b>FP32RegisterMode</b> is computed from the FR bit in the <i>Status</i> register. If this bit is a 0, the processor operates as if it had 32, 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs.
	The value of <b>FP32RegistersMode</b> is computed from the FR bit in the <i>Status</i> register.
InstructionInBranchDe- laySlot	Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the <i>dynamic</i> state of the instruction, not the <i>static</i> state. That is, the value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.
SignalException(exception, argument)	Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function—the exception is signaled at the point of the call.

# 1.4 Notation for Register Field Accessibility

In this document, the read/write properties of register fields use the notations shown in Table 1.1.

**Table 1.2 Read/Write Register Field Notation** 

Read/Write Notation	Hardware Interpretation	Software Interpretation		
R/W	A field in which all bits are readable and writable by software and, potentially, by hardware. Hardware updates of this field are visible by software read. Software updates of this field are visible by hardware read. If the Reset State of this field is "Undefined", either software or hardware must initialize the value before the first read will return a predictable value. This should not be confused with the formal definition of UNDEFINED behavior.			
R	A field which is either static or is updated only by hardware. If the Reset State of this field is either "0", "Preset", or "Externally Set", hardware initializes this field to zero or to the appropriate state, respectively, on powerup. The term "Preset" is used to suggest that the processor establishes the appropriate state, whereas the term "Externally Set" is used to suggest that the state is established via an external source (e.g., personality pins or initialization bit stream). These terms are suggestions only, and are not intended to act as a requirement on the implementation. If the Reset State of this field is "Undefined", hardware updates this field only under those conditions specified in the description of the field.	A field to which the value written by software is ignored by hardware. Software may write any value to this field without affecting hardware behavior. Software reads of this field return the last value updated by hardware.  If the Reset State of this field is "Undefined", software reads of this field result in an UNPREDICT-ABLE value except after a hardware update done under the conditions specified in the description of the field.		

Table 1.2 Read/Write Register Field Notation (Continued)

Read/Write Notation	Hardware Interpretation	Software Interpretation		
R0	R0 = reserved, read as zero, ignore writes by software.	<b>Architectural Compatibility:</b> R0 fields are reserved and may be used for not-yet-defined purposes in future revisions of the architecture.		
	Hardware ignores software writes to an R0 field.  Neither the occurrence of such writes, nor the values written, affects hardware behavior.  Hardware always returns 0 to software reads of R0	When writing an R0 field, current software should only write either all 0s, or, preferably, write back the same value that was read from the field.		
	fields.  The Reset State of an R0 field must always be 0.	Current software should not assume that the value read from R0 fields is zero, because this may not be true on future hardware.		
	If software performs an mtc0 instruction which writes a non-zero value to an R0 field, the write to the R0 field will be ignored, but permitted writes to other fields in the register will not be affected.	Future revisions of the architecture may redefine an R0 field, but must do so in such a way that software which is unaware of the new definition and either writes zeros or writes back the value it has read from the field will continue to work correctly.		
		Writing back the same value that was read is guaranteed to have no unexpected effects on current or future hardware behavior. (Except for non-atomicity of such read-writes.)		
		Writing zeros to an R0 field may not be preferred because in the future this may interfere with the operation of other software which has been updated for the new field definition.		
0	Release 6 legacy "0" behaves like Ro	lease 6 ) - read as zero, nonzero writes ignored. control register fields; R0 should be used instead.		
	HW returns 0 when read. HW ignores writes.	Only zero should be written, or, value read from register.		
		Release 6 s zero, nonzero writes UNDEFINED		
	A field which hardware does not update, and for which hardware can assume a zero value.	A field to which the value written by software must be zero. Software writes of non-zero values to this field may result in <b>UNDEFINED</b> behavior of the hardware. Software reads of this field return zero as long as all previous software writes are zero. If the Reset State of this field is "Undefined", software must write this field with zero before it is guaranteed to read as zero.		

Table 1.2 Read/Write Register Field Notation (Continued)

Read/Write Notation	Hardware Interpretation	Software Interpretation		
R/W0	Like R/W, except that writes of non-zero to a R/W0 field are ignored.  E.g. Status.NMI			
	Hardware may set or clear an R/W0 bit.	Software can only clear an R/W0 bit.		
	Hardware ignores software writes of nonzero to an R/W0 field. Neither the occurrence of such writes, nor the values written, affects hardware behavior.  Software writes of 0 to an R/W0 field may have an effect.  Hardware may return 0 or nonzero to software	Software writes 0 to an R/W0 field to clear the field.  Software writes nonzero to an R/W0 bit in order to guarantee that the bit is not affected by the write.		
	reads of an R/W0 bit.  If software performs an mtc0 instruction which writes a non-zero value to an R/W0 field, the write to the R/W0 field will be ignored, but permitted writes to other fields in the register will not be affected.			

### 1.5 For More Information

MIPS processor manuals and additional information about MIPS products can be found at http://www.imgtec.com.

For comments or questions on the MIPS32® Architecture or this document, send Email to IMGBA-DocFeedback@imgtec.com.

# The MIPS32 and microMIPS32 Privileged Resource Architecture

#### 2.1 Introduction

The MIPS32 and microMIPS32 Privileged Resource Architecture (PRA) is a set of environments and capabilities on which the Instruction Set Architectures operate. The effects of some components of the PRA are user-visible, for instance, the virtual memory layout. Many other components are visible only to the operating system kernel and to systems programmers. The PRA provides the mechanisms necessary to manage the resources of the CPU: virtual memory, caches, exceptions and user contexts. This chapter describes these mechanisms.

### 2.2 The MIPS Coprocessor Model

The MIPS ISA provides for up to 4 coprocessors. A coprocessor extends the functionality of the MIPS ISA, while sharing the instruction fetch and execution control logic of the CPU. Some coprocessors, such as the system coprocessor and the floating point unit are standard parts of the ISA, and are specified as such in the architecture documents. Coprocessors are generally optional, with one exception: CP0, the system coprocessor, is required. CP0 is the ISA interface to the Privileged Resource Architecture and provides full control of the processor state and modes.

#### 2.2.1 CP0 - The System Coprocessor

CP0 provides an abstraction of the functions necessary to support an operating system: exception handling, memory management, scheduling, and control of critical resources. The interface to CP0 is through various instructions encoded with the *COP0* opcode, including the ability to move data to and from the CP0 registers, and specific functions that modify CP0 state. The CP0 registers and the interaction with them make up much of the Privileged Resource Architecture.

#### 2.2.2 CP0 Registers

The CP0 registers provide the interface between the ISA and the PRA. The CP0 registers are described in Chapter 9, "Coprocessor 0 Registers" on page 113.

2.2	The	<b>MIPS</b>	Cop	rocessor	Model
-----	-----	-------------	-----	----------	-------

# MIPS32 and microMIPS32 Operating Modes

The MIPS32 and microMIPS32 PRA requires two operating mode: User Mode and Kernel Mode. When operating in User Mode, the programmer has access to the CPU and FPU registers that are provided by the ISA and to a flat, uniform virtual memory address space. When operating in Kernel Mode, the system programmer has access to the full capabilities of the processor, including the ability to change virtual memory mapping, control the system environment, and context switch between processes.

In addition, the MIPS PRA supports the implementation of two additional modes: Supervisor Mode and EJTAG Debug Mode. Refer to the EJTAG specification for a description of Debug Mode.

In Release 2 of the MIPS32 Architecture, support was added for 64-bit coprocessors (and, in particular, 64-bit floating point units) with 32-bit CPUs. As such, certain floating point instructions which were previously enabled by 64-bit operations on a MIPS64 processor are now enabled by a new 64-bit floating point operations enabled. Release 3 (e.g. MIPSr3) introduced the microMIPS instruction set, so all microMIPS processors may implement a 64-bit floating point unit.

### 3.1 Debug Mode

For processors that implement EJTAG, the processor is operating in Debug Mode if the DM bit in the CP0 *Debug* register is a one. If the processor is running in Debug Mode, it has full access to all resources that are available to Kernel Mode operation.

#### 3.2 Kernel Mode

The processor is operating in Kernel Mode when the *DM* bit in the *Debug* register is a zero (if the processor implements Debug Mode), and any of the following three conditions is true:

- The KSU field in the CP0 Status register contains 0b00
- The EXL bit in the Status register is one
- The ERL bit in the Status register is one

The processor enters Kernel Mode at power-up, or as the result of an interrupt, exception, or error. The processor leaves Kernel Mode and enters User Mode or Supervisor Mode when all of the previous three conditions are false, usually as the result of an ERET instruction.

# 3.3 Supervisor Mode

The processor is operating in Supervisor Mode (if that optional mode is implemented by the processor) when all of the following conditions are true:

- The DM bit in the Debug register is a zero (if the processor implements Debug Mode)
- The KSU field in the Status register contains 0b01
- The EXL and ERL bits in the Status register are both zero

#### 3.4 User Mode

The processor is operating in User Mode when all of the following conditions are true:

- The DM bit in the Debug register is a zero (if the processor implements Debug Mode)
- The KSU field in the Status register contains 0b10
- The EXL and ERL bits in the Status register are both zero

#### 3.5 Other Modes

#### 3.5.1 64-bit Floating Point Operations Enable

Instructions that are implemented by a 64-bit floating point unit are legal under any of the following conditions:

- In an implementation of Release 1 of the Architecture, 64-bit floating point operations are never enabled in a MIPS32 processor.
- In an implementation of Release 2 (and subsequent releases) of the Architecture, 64-bit floating point operations are enabled if the *F64* bit in the *FIR* register is a one. The processor must also implement the floating point data type. Release 3 (e.g., MIPSr3) introduced the microMIPS instruction set. So on all microMIPS processors, 64-bit floating point operations are enabled if the F64 bit in the *FIR* register is a one.

#### 3.5.2 64-bit FPR Enable

Access to 64-bit FPRs is controlled by the FR bit in the Status register. If the FR bit is one, the FPRs are interpreted as 32 64-bit registers that may contain any data type. If the FR bit is zero, the FPRs are interpreted as 32 32-bit registers, any of which may contain a 32-bit data type (W, S). In this case, 64-bit data types are contained in even-odd pairs of registers.

64-bit FPRs are supported in a MIPS64 processor in Release 1 of the Architecture, or in a 64-bit floating point unit, for both MIPS32 and MIPS64 processors, in Release 2 of the Architecture. 64-bit FPRs are supported for all processors using Architecture releases subsequent to Release 2, including all microMIPS processors. As of Release 5 of the Architecture, if floating point is implemented then *FR*=1 is required. I.e. the 64-bit FPU, with the *FR*=1 64-bit FPU register model, is required. The *FR*=0 32-bit FPU register model continues to be required.

The operation of the processor is **UNPREDICTABLE** under the following conditions:

- The FR bit is a zero, 64-bit operations are enabled, and a floating point instruction is executed whose datatype is L or PS.
- The FR bit is a zero and an odd register is referenced by an instruction whose datatype is 64 bits

#### 3.5.3 Coprocessor 0 Enable

Access to Coprocessor 0 registers are enabled under any of the following conditions:

- The processor is running in Kernel Mode or Debug Mode, as defined above
- The CU0 bit in the Status register is one.

#### 3.5.4 ISA Mode

Release 3 of the Architecture (e.g. MIPSr3<sup>TM</sup>) introduced a second branch of the instruction set family, microMIPS32. Devices can implement both ISA branches (MIPS32 and microMIPS32) or only one branch.

The ISA Mode bit is used to denote which ISA branch to use when decoding instructions. This bit is normally not visible to software. It's value is saved to any GPR that would be used as a jump target address, such as GPR31 when written by a JAL instruction or the source register for a JR instruction.

For processors that implement the MIPS32 ISA, the ISA Mode bit value of zero selects MIPS32. For processors that implement the microMIPS32 ISA, the ISA Mode bit value of one selects microMIPS32. For processors that implement the MIPS16e<sup>TM</sup> ASE, the ISA Mode bit value of one selects MIPS16e. A processor is not allowed to implement both MIPS16e and microMIPS.

Please read *Volume II-B: Introduction to the microMIPS32 Instruction Set*, Section 5.3, "ISA Mode Switch" for a more in-depth description of ISA mode switching between the ISA branches and the ISA Mode bit.

# **Virtual Memory**

#### 4.1 Differences between Releases of the Architecture

#### 4.1.1 Virtual Memory

In Release 1 of the Architecture, the minimum page size was 4KB, with optional support for pages as large as 256MB. In Release 2 of the Architecture (and subsequent releases), optional support for 1KB pages was added for use in specific embedded applications that require access to pages smaller than 4KB. Such usage is expected to be in conjunction with a default page size of 4KB and is not intended or suggested to replace the default 4KB page size but, rather, to augment it.

Support for 1KB pages involves the following changes:

- Addition of the *PageGrain* register. This register is also used by the SmartMIPS<sup>TM</sup> ASE specification, but bits used by Release 2 of the Architecture and the SmartMIPS ASE specification do not overlap.
- Modification of the *EntryHi* register to enable writes to, and use of, bits 12..11 (*VPN2X*).
- Modification of the PageMask register to enable writes to, and use of, bits 12..11 (MaskX).
- Modification of the *EntryLo0* and *EntryLo1* registers to shift the *Config3<sub>SP</sub>* field to the left by 2 bits, when 1KB page support is enabled, to create space for two lower-order physical address bits.

Support for 1KB pages is denoted by the Config3<sub>SP</sub> bit and enabled by the PageGrain<sub>ESP</sub> bit.

#### 4.1.2 Protection of Virtual Memory Pages

In Release 3 of the Architecture, e.g. MIPSr3, two optional control bits are added to each TLB entry. These bits, *RI* (*Read Inhibit*) and *XI* (*Execute Inhibit*), allows more types of protection to be used for virtual pages - including write-only pages, non-executable pages.

This feature originated in the SmartMIPS ASE but has been modified from the original SmartMIPS definition. For the Release 3 version of this feature, each of the RI and XI bits can be separately implemented. For the Release 3 version of this feature, new exception codes are used when a TLB access does not obey the RI/XI bits.

#### 4.1.3 Context Register

In Release 3 of the Architecture, e.g. MIPSr3, the *Context* register is a read/write register containing a address pointer that can point to an arbitrary power-of-two aligned data structure in memory, such as an entry in the page table entry (PTE) array. In Releases 1 & 2, this pointer was defined to reference a fixed-sized 16-byte structure in memory within a linear array containing an entry for each even/odd virtual page pair. The Release 3 version of the *Context* register can be used far more generally.

This feature originated in the SmartMIPS ASE. This feature is optional in the Release 3 version of the base architecture.

### 4.1.4 Segmentation Control

In Release 3 of the Architecture, e.g. MIPSr3, an optional programmable segmentation feature has been added. This improves the flexibility of the MIPS virtual address space.

With Segmentation Control, address translation begins by matching a virtual address to the region specified in a Segment Configuration. The virtual address space is therefore definable as the set of memory regions specified by Segment Configurations. The behavior and attributes of each region are also specified by Segment Configurations. Six Segment Configurations are defined, fully mapping the virtual address space.

#### 4.1.5 Enhanced Virtual Addressing

In Release 3 of the Architecture, e.g., MIPSr3, an optional Enhanced Virtual Addressing (EVA) feature has been added. EVA is a configuration of Segmentation Control and a set of kernel mode load/store instructions allowing direct access to user-mode memory space from kernel mode. In EVA, Segmentation Control is programmed to define two address ranges, a 3 GB range with mapped-user, mapped-supervisor, and unmapped-kernel access modes and a 1 GB address range with mapped-kernel access mode.

### 4.2 Terminology

#### 4.2.1 Address Space

An *Address Space* is the range of all possible addresses that can be generated. There is one 32-bit Address Space in the MIPS32 Architecture.

#### 4.2.2 Segment and Segment Size

A *Segment* is a defined subset of an Address Space that has self-consistent reference and access behavior. Segments are either  $2^{29}$  or  $2^{31}$  bytes in size, depending on the specific Segment.

### 4.2.3 Physical Address Size (PABITS)

The number of physical address bits implemented is represented by the symbol *PABITS*. As such, if 36 physical address bits were implemented, the size of the physical address space would be  $2^{PABITS} = 2^{36}$  bytes. The format of the *EntryLo0* and *EntryLo1* registers implicitly limits the physical address size to  $2^{36}$  bytes. Software may determine the value of PABITS by writing all ones to the *EntryLo0* or *EntryLo1* registers and reading the value back. Bits read as "1" from the *PFN* field allow software to determine the boundary between the *PFN* and 0 fields to calculate the value of PABITS.

# 4.3 Virtual Address Spaces

The MIPS32/microMIPS32 virtual address space is divided into five segments as shown in Figure 4.1.

Figure 4.1 Virtual Address Space

OxFFFF FFFF			
kseg3	Kernel Mapped		
0xE000 0000 0xDFFF FFFF			
ksseg	Supervisor Mapped		
0xC000 0000 0xBFFF FFFF			
kseg1	Kernel Unmapped Uncached		
0xA000 0000 0x9FFF FFFF			
kseg0	Kernel Unmapped		
0x8000 0000 0x7FFF FFFF			
useg	User Mapped		
0x0000 0000			

Each Segment of an Address Space is classified as "Mapped" or "Unmapped". A "Mapped" address is one that is translated through the TLB or other address translation unit. An "Unmapped" address is one which is not translated through the TLB and which provides a window into the lowest portion of the physical address space, starting at physical address zero, and with a size corresponding to the size of the unmapped Segment.

Additionally, the kseg1 Segment is classified as "Uncached". References to this Segment bypass all levels of the cache hierarchy and allow direct access to memory without any interference from the caches.

Table 4.1 lists the same information in tabular form. Each Segment of an Address Space is associated with one of the

**Table 4.1 Virtual Memory Address Spaces** 

VA <sub>3129</sub>	Segment Name(s)	Address Range	Associated with Mode	Reference Legal from Mode(s)	Actual Segment Size
0b111	kseg3	0xFFFF FFFF through 0xE000 0000	Kernel	Kernel	2 <sup>29</sup> bytes
0b110	sseg ksseg	0xDFFF FFFF through 0xC000 0000	Supervisor	Supervisor Kernel	2 <sup>29</sup> bytes
0b101	kseg1	0xBFFF FFFF through 0xA000 0000	Kernel	Kernel	2 <sup>29</sup> bytes
0b100	kseg0	0x9FFF FFFF through 0x8000 0000	Kernel	Kernel	2 <sup>29</sup> bytes
0b0xx	useg suseg kuseg	0x7FFF FFFF through 0x0000 0000	User	User Supervisor Kernel	2 <sup>31</sup> bytes

three processor operating modes (User, Supervisor, or Kernel). A Segment that is associated with a particular mode is accessible if the processor is running in that or a more privileged mode. For example, a Segment associated with User Mode is accessible when the processor is running in User, Supervisor, or Kernel Modes. A Segment is not accessible if the processor is running in a less privileged mode than that associated with the Segment. For example, a Segment associated with Supervisor Mode is not accessible when the processor is running in User Mode and such a reference results in an Address Error Exception. The "Reference Legal from Mode(s)" column in Table 4-2 lists the modes from which each Segment may be legally referenced.

If a Segment has more than one name, each name denotes the mode from which the Segment is referenced. For example, the Segment name "useg" denotes a reference from user mode, while the Segment name "kuseg" denotes a reference to the same Segment from kernel mode.

Figure 4.2 shows the Address Space as seen when the processor is operating in each of the operating modes.

Figure 4.2 References as a Function of Operating Mode

User Mode References		Supervisor Mode References		Kernel Mode References	
0xFFFF FFFF		0xffff ffff		0xFFFF FFFF	
			Address Error	kseg3	Kernel Mapped
		0xE000 0000		0xE000 0000	
		0xDFFF FFFF	_	0xDFFF FFFF	_
		sseg	Supervisor Mapped	ksseg	Supervisor Mapped
	Address Error	0xC000 0000 0xBFFF FFFF		0xC000 0000 0xBFFF FFFF	
		UXBFFF FFFF		UXBFFF FFFF	Kernel
				kseg1	Unmapped Uncached
			Address Error	0xA000 0000 0x9FFF FFFF	Onedened
				la a a a 0	Kernel
00000 0000		00.000 0.000		kseg0	Unmapped
0x8000 0000 0x7FFF FFFF		0x8000 0000 0x7FFF FFFF		0x8000 0000 0x7FFF FFFF	
suseg	User Mapped	suseg	User Mapped	kuseg	User Mapped
0x0000 0000		0x0000 0000		0x0000 0000	

# 4.4 Compliance

A MIPS32/microMIPS32 compliant processor must implement the following Segments:

- useg/kuseg
- kseg0
- kseg1

In addition, a MIPS32/microMIPS32 compliant processor using the TLB-based address translation mechanism must also implement the kseg3 Segment.

### 4.5 Access Control as a Function of Address and Operating Mode

Table 4.2 enumerates the action taken by the processor for each section of the 32-bit Address Space as a function of the operating mode of the processor. The selection of TLB Refill vector and other special-cased behavior is also listed for each reference.

Table 4.2 Address Space Access as a Function of Operating Mode

		Action when Referenced from Operating Mode		
Virtual Address Range	Segment Name(s)	User Mode	Supervisor Mode	Kernel Mode
0xFFFF FFFF	kseg3	Address Error	Address Error	Mapped
through				See Section 4.8 for special behavior when Debug <sub>DM</sub> = 1
0xE000 0000				CDIVI
0xDFFF FFFF	sseg ksseg	Address Error	Mapped	Mapped
through	RSSCg			
0xC000 0000				
0xBFFF FFFF	kseg1	Address Error	Address Error	Unmapped, Uncached
through				See Section 4.6
0xA000 0000				
0x9FFF FFFF	kseg0	Address Error	Address Error	Unmapped
through				See Section 4.6
0x8000 0000				
0x7FFF FFFF	useg	Mapped	Mapped	Unmapped if Status <sub>ERL</sub> =1
through	suseg kuseg			See Section 4.7
0x0000 0000				Mapped if Status <sub>ERL</sub> =0

# 4.6 Address Translation and Cacheability & Coherency Attributes for the kseg0 and kseg1 Segments

The kseg0 and kseg1 Unmapped Segments provide a window into the least significant 2<sup>29</sup> bytes of physical memory, and, as such, are not translated using the TLB or other address translation unit. The cacheability and coherency attribute of the kseg0 Segment is supplied by the K0 field of the CP0 *Config* register. The cacheability and coherency

attribute for the kseg1 Segment is always Uncached. Table 4.3 describes how this transformation is done, and the source of the cacheability and coherency attributes for each Segment.

Table 4.3 Address Translation and Cacheability and Coherency Attributes for the kseg0 and kseg1
Segments

Segment Name	Virtual Address Range	Generates Physical Address	Cache Attribute
kseg1	0xBFFF FFFF	0x1FFF FFFF	Uncached
	through	through	
	0xA000 0000	0x0000 0000	
kseg0	0x9FFF FFFF	0x1FFF FFFF	From K0 field of <i>Config</i> Register
	through	through	
	0x8000 0000	0x0000 0000	

# 4.7 Address Translation for the kuseg Segment when $Status_{ERL} = 1$

To provide support for the cache error handler, the kuseg Segment becomes an unmapped, uncached Segment, similar to the kseg1 Segment, if the *ERL* bit is set in the *Status* register. This allows the cache error exception code to operate uncached using GPR R0 as a base register to save other GPRs before use.

## 4.8 Special Behavior for the kseg3 Segment when Debug<sub>DM</sub> = 1

If EJTAG is implemented on the processor, the EJTAG block must treat the virtual address range 0xFF20 0000 through 0xFF3F FFFF, inclusive, as a special memory-mapped region in Debug Mode. A MIPS32/microMIPS32 compliant implementation that also implements EJTAG must:

- explicitly range check the address range as given and not assume that the entire region between 0xFF20 0000 and 0xFFFF FFFF is included in the special memory-mapped region.
- not enable the special EJTAG mapping for this region in any mode other than in EJTAG Debug mode.

Even in Debug mode, normal memory rules may apply in some cases. Refer to the EJTAG specification for details on this mapping.

# 4.9 TLB-Based Virtual Address Translation<sup>1</sup>

This section describes the TLB-based virtual address translation mechanism. Note that sufficient TLB entries must be implemented to avoid a TLB exception loop on load and store instructions.

<sup>1.</sup> Refer to A.1 "Fixed Mapping MMU" on page 267 and A.2 "Block Address Translation" on page 271 for descriptions of alternative MMU organizations

#### 4.9.1 Address Space Identifiers (ASID)

The TLB-based translation mechanism supports Address Space Identifiers to uniquely identify the same virtual address across different processes. The operating system assigns ASIDs to each process and the TLB keeps track of the ASID when doing address translation. In certain circumstances, the operating system may wish to associate the same virtual address with all processes. To address this need, the TLB includes a global (G) bit which over-rides the ASID comparison during translation.

#### 4.9.2 TLB Organization

The TLB is a fully-associative structure which is used to translate virtual addresses. Each entry contains two logical components: a comparison section and a physical translation section. The comparison section includes the virtual page number (VPN2 and, in Release 2 and subsequent releases, VPNX) (actually, the virtual page number/2 since each entry maps two physical pages) of the entry, the ASID, the G(lobal) bit and a recommended mask field which provides the ability to map different page sizes with a single entry. The physical translation section contains a pair of entries, each of which contains the physical page frame number (PFN), a valid (V) bit, a dirty (D) bit, optionally read-inhibit and execute-inhibit (RI & XI) bits and a cache coherency field (C), whose valid encodings are given in Table 9.2. There are two entries in the translation section for each TLB entry because each TLB entry maps an aligned pair of virtual pages and the pair of physical translation entries corresponds to the even and odd pages of the pair.

In Revision 3 of the architecture, the RI and XI bits were added to the TLB to enable more secure access of memory pages. These bits (along with the Dirty bit) allow the implementation of read-only, write-only, no-execute access policies for mapped pages.

Figure 4.3 shows the logical arrangement of a TLB entry, including the optional support added in Release 2 of the Architecture for 1KB page sizes. Light grey fields denote extensions to the right that are required to support 1KB page sizes. This extension is not present in an implementation of Release 1 of the Architecture.




Figure 4.3 Contents of a TLB Entry

The fields of the TLB entry correspond exactly to the fields in the CP0 PageMask, EntryHi, EntryLo0 and EntryLo1 registers. The even page entries in the TLB (e.g., PFN0) come from EntryLo0. Similarly, odd page entries come from EntryLo1.

#### 4.9.3 TLB Initialization

In many processor implementations, software must initialize the TLB during the power-up process. In processors that detect multiple TLB matches and signal this via a machine check assumption, software must be prepared to handle such an exception or use a TLB initialization algorithm that minimizes or eliminates the possibility of the exception.

In Release 1 of the Architecture, processor implementations could detect and report multiple TLB matches either on a TLB write (TLBWI or TLBWR instructions) or a TLB read (TLB access or TLBR or TLBP instructions). In Release 2 of the Architecture (and subsequent releases), processor implentations are limited to reporting multiple TLB matches only on TLB write, and this is also true of most implementations of Release 1 of the Architecture.

The following code example shows a TLB initialization routine which, on implementations of Release 2 of the Architecture (and subsequent releases), eliminates the possibility of reporting a machine check during TLB initialization. This example has equivalent effect on implementations of Release 1 of the Architecture which report multiple TLB exceptions only on a TLB write, and minimizes the probability of such an exception occurring on other implementations. The following example is for processors which do not implement TLB invalidate instructions, i.e.  $Config4_{IF}=0x0$ 

```
* InitTLB
* Initialize the TLB to a power-up state, guaranteeing that all entries
* are unique and invalid.
* Arguments:
             = Maximum TLB index (from MMUSize field of C0 Config1)
* Returns:
      No value
* Restrictions:
      This routine must be called in unmapped space
* Algorithm:
      va = kseg0 base;
      for (entry = max TLB index; entry >= 0, entry--) {
         while (TLB Probe Hit(va)) {
             va += Page Size;
         TLB Write(entry, va, 0, 0, 0);
      }
* Notes:
         The Hazard macros used in the code below expand to the appropriate
          number of SSNOPs in an implementation of Release 1 of the
          Architecture, and to an ehb in an implementation of Release 2 of
          the Architecture. See , "CPO Hazards," on page 107 for
          more additional information.
*/
InitTLB:
* Clear PageMask, EntryLo0 and EntryLo1 so that valid bits are off, PFN values
* are zero, and the default page size is used.
   mtc0
        zero, C0 EntryLo0
                                     /* Clear out PFN and valid bits */
```

```
mtc0 zero, C0 EntryLo1
   mtc0 zero, C0_PageMask
                                    /* Clear out mask register *
/* Start with the base address of kseq0 for the VA part of the TLB */
   la t0, A KOBASE
                                    /* A KOBASE == 0x8000.0000 */
* Write the VA candidate to EntryHi and probe the TLB to see if if is
* already there. If it is, a write to the TLB may cause a machine
* check, so just increment the VA candidate by one page and try again.
*/
10:
   mtc0 t0, C0_EntryHi  /* Write VA candidate */
TLBP_Write_Hazard()  /* Clear EntryHi hazard
                                    /* Clear EntryHi hazard (ssnop/ehb in R1/2) */
                                    /* Probe the TLB to check for a match */
   tlbp
   TLBP_Read_Hazard()
                                    /* Clear Index hazard (ssnop/ehb in R1/2) */
                                  /* Read back flag to check for match */
   mfc0 t1, C0 Index
   bgez t1, 10b /* Branch if about to duplicate an entry */ addiu t0, (1<<S_EntryHiVPN2) /* Add 1 to VPN index in va */
   bgez t1, 10b
* A write of the VPN candidate will be unique, so write this entry
* into the next index, decrement the index, and continue until the
* index goes negative (thereby writing all 1.226rotPNtry */
mtc0t1, C0_Indexs( it issthe)6.(to the T6.7(VPN indch )6.7(*/)]67 TD[(WLB)6.7(P_Write_)6.7(He
```

#### **Virtual Memory**

For Release 3 processors which implement TLB invalidate instructions, the code to initialize the TLB is much simpler. Just write each TLB entry with the *EntryHi*<sub>EHINV</sub> bit set.

```
/*
 * InitTLB
 *
 * Initialize the TLB to a power-up state, guaranteeing that all entries
 * are unique and invalid.
 *
 * Arguments:
 * a0 = Maximum TLB index (from MMUSize field of C0_Config1)
 *
```

#### 4.9.4 Address Translation

Release 2 of the Architecture introduced support for 1KB pages. For clarity in the discussion below, the following terms should be taken in the general sense to include the new Release 2 features:

Term Used Below		Release 2 Substitution	Comment
	VPN2	VPN2    VPN2X	Release 2 (and subsequent releases) implementations that support 1KB pages concatenate the VPN2 and VPN2X fields to form the virtual page number for a 1KB page
	Mask	Mask    MaskX	Release 2 (and subsequent releases) implementations that support 1KB pages concatenate the Mask and MaskX fields to form the don't care mask for 1KB pages

When an address translation is requested, the virtual page number and the current process ASID are presented to the TLB. All entries are checked simultaneously for a match, which occurs when all of the following conditions are true:

- The current process ASID (as obtained from the *EntryHi* register) matches the ASID field in the TLB entry, or the G bit is set in the TLB entry.
- The appropriate bits of the virtual page number match the corresponding bits of the VPN2 field stored within the TLB entry. The "appropriate" number of bits is determined by the Mask fields in each entry by ignoring each bit in the virtual page number and the TLB VPN2 field corresponding to those bits that are set in the Mask fields. This allows each entry of the TLB to support a different page size, as determined by the *PageMask* register at the time that the TLB entry was written. If the recommended *PageMask* register is not implemented, the TLB operation is as if the PageMask register was written with the encoding for a 4KB page.

If a TLB entry matches the address and ASID presented, the corresponding PFN, C, V, and D bits (and optionally RI and XI bits) are read from the translation section of the TLB entry. Which of the two PFN entries is read is a function of the virtual address bit immediately to the right of the section masked with the Mask entry.

The valid and dirty bits (and optionally RI and XI bits) determine the final success of the translation. If the valid bit is off, the entry is not valid and a TLB Invalid exception is raised. If the dirty bit is off and the reference was a store, a TLB Modified exception is raised. If there is an address match with a valid entry and no dirty exception, the PFN and the cache coherency bits are appended to the offset-within-page bits of the address to form the final physical address with attributes. If the RI bit is implemented and is set and the reference was a load, a TLB Invalid (or TLBRI) exception is raised. If the XI bit is implemented and is set and the reference was an instruction fetch, a TLB invalid (or TLBXI) exception is raised.

For clarity, the TLB lookup processes have been separated into two sets of pseudo code:

- 1. One used by an implementation of Release 1 of the Architecture, or an implementation of Release 2 (and subsequent releases) of the Architecture which does not include 1KB page support (as denoted by *Config3<sub>SP</sub>*). This instance is called the "4KB TLB Lookup".
- 2. One used by an implementation of Release 2 (and subsequent releases) of the Architecture which does include 1KB page support. This instance is called the "1KB TLB Lookup".

#### The 4KB TLB Lookup pseudo code is as follows:

```
found \leftarrow 0
for i in 0...TLBEntries-1
   if ((TLB[i]_{VPN2} \text{ and not } (TLB[i]_{Mask})) = (va_{31..13} \text{ and not } (TLB[i]_{Mask}))) and
       (TLB[i]_G \text{ or } (TLB[i]_{ASID} = EntryHi_{ASID})) \text{ then}
       # EvenOddBit selects between even and odd halves of the TLB as a function of
       # the page size in the matching TLB entry. Not all page sizes need
       \# be implemented on all processors, so the case below uses an 'x' to
       # denote don't-care cases. The actual implementation would select
       # the even-odd bit in a way that is compatible with the page sizes
       # actually implemented.
       case TLB[i]_{Mask}
           0b0000 0000 0000 0000: EvenOddBit ← 12 /* 4KB page */
           0b0000 0000 0000 0011: EvenOddBit ← 14 /* 16KB page */
           0b0000 0000 0000 11xx: EvenOddBit ← 16 /* 64KB page */
           0b0000 0000 0011 xxxx: EvenOddBit ← 18 /* 256KB page */
           0b0000 0000 11xx xxxx: EvenOddBit ← 20 /* 1MB page */
           0b0000 0011 xxxx xxxx: EvenOddBit ← 22 /* 4MB page */
           0b0000 11xx xxxx xxxx: EvenOddBit \leftarrow 24 /* 16MB page */
           0b0011 xxxx xxxx xxxx: EvenOddBit \leftarrow 26 /* 64MB page */
           Obl1xx xxxx xxxx xxxx: EvenOddBit ← 28 /* 256MB page */
           otherwise: UNDEFINED
       endcase
       if va_{EvenOddBit} = 0 then
           pfn \leftarrow TLB[i]_{PFN0}
           v \leftarrow TLB[i]_{V0}
           c \leftarrow TLB[i]_{C0}
           d \leftarrow TLB[i]_{D0}
           if (Config3_{\rm RXI} or Config3_{\rm SM}) then
               ri \leftarrow TLB[i]_{RI0}
               xi \leftarrow TLB[i]
```

```
if (xi = 1) and (reftype = fetch) then
                   if (PageGrain_{TEC} = 0)
                       SignalException(TLBInvalid, reftype)
                       SignalException(TLBXI, reftype)
                   endif
               endif
           endif
           if (d = 0) and (reftype = store) then
               SignalException (TLBModified)
           \# pfn<sub>PABITS-1-12...0</sub> corresponds to pa<sub>PABITS-1...12</sub>
           pa \leftarrow pfn_{PABITS-1-12..EvenOddBit-12} | va_{EvenOddBit-1..0}
           found \leftarrow 1
           break
       endif
   endfor
   if found = 0 then
       SignalException (TLBMiss, reftype)
The 1KB TLB Lookup pseudo code is as follows:
   found \leftarrow 0
   for i in 0...TLBEntries-1
       if ((TLB[i]_{VPN2} \text{ and not } (TLB[i]_{Mask})) = (va_{31...13} \text{ and not } (TLB[i]_{Mask}))) and
           (TLB[i]_G \text{ or } (TLB[i]_{ASID} = EntryHi_{ASID})) \text{ then}
           # EvenOddBit selects between even and odd halves of the TLB as a function of
           # the page size in the matching TLB entry. Not all pages sizes need
           \# be implemented on all processors, so the case below uses an 'x' to
           # denote don't-care cases. The actual implementation would select
           # the even-odd bit in a way that is compatible with the page sizes
           # actually implemented.
           case TLB[i]<sub>Mask</sub>
               0b0000 0000 0000 0000 00: EvenOddBit ← 10 /* 1KB page */
               0b0000 0000 0000 0000 11: EvenOddBit ← 12 /* 4KB page */
               0b0000 0000 0000 0011 xx: EvenOddBit ← 14 /* 16KB page */
               0b0000 0000 0000 11xx xx: EvenOddBit \leftarrow 16 /* 64KB page */
               0b0000 0000 0011 xxxx xx: EvenOddBit ← 18 /* 256KB page */
               0b0000 0000 11xx xxxx xx: EvenOddBit \leftarrow 20 /* 1MB page */
               0b0000 0011 xxxx xxxx xx: EvenOddBit ← 22 /* 4MB page */
               0b0000 11xx xxxx xxxx xx: EvenOddBit \leftarrow 24 /* 16MB page */
               Ob0011 xxxx xxxx xxxx xx: EvenOddBit ← 26 /* 64MB page */
               0b11xx xxxx xxxx xxxx xx: EvenOddBit ← 28 /* 256MB page */
               otherwise: UNDEFINED
           endcase
           if va_{EvenOddBit} = 0 then
               pfn \leftarrow TLB[i]_{PFN0}
               v \leftarrow \text{TLB[i]}_{V0}
               c \leftarrow TLB[i]_{C0}
               d \leftarrow TLB[i]_{D0}
               if (Config3_{RXI} or Config3_{SM}) then
                   ri \leftarrow TLB[i]_{RI0}
                   xi \leftarrow TLB[i]_{XIO}
               endif
           else
               pfn ← TLB[i]<sub>PFN1</sub>
```

 $v \leftarrow TLB[i]_{V1}$ 

```
c \leftarrow TLB[i]_{C1}
            d \leftarrow TLB[i]_{D1}
            if (Config3_{\rm RXI} or Config3_{\rm SM}) then
                ri \leftarrow TLB[i]_{RI1}
                xi \leftarrow TLB[i]_{XI1}
            endif
        endif
        if v = 0 then
            SignalException(TLBInvalid, reftype)
        endif
        if (Config3_{\rm RXI} or Config3_{\rm SM}) then
            if (ri = 1) and (reftype = load) then
                if (xi = 0) and (IsPCRelativeLoad(PC))
                    # PC relative loads are allowed where execute is allowed
                    if (PageGrain_{IEC} = 0)
                        SignalException(TLBInvalid, reftype)
                        SignalException(TLBRI, reftype)
                    endif
                endif
            endif
            if (xi = 1) and (reftype = fetch) then
                if (PageGrain_{TEC} = 0)
                    SignalException(TLBInvalid, reftype)
                else
                    SignalException(TLBXI, reftype)
                endif
            endif
        endif
        if (d = 0) and (reftype = store) then
            SignalException(TLBModified)
        endif
        \# \ \mathrm{pfn}_{\mathit{PABITS-1-10...0}} corresponds to \mathrm{pa}_{\mathit{PABITS-1...10}}
        pa \leftarrow pfn_{PABITS-1-10..EvenOddBit-10} \mid va_{EvenOddBit-1..0}
        found \leftarrow 1
        break
    endif
endfor
if found = 0 then
    SignalException(TLBMiss, reftype)
{\tt endif}
```

Table 4.4 demonstrates how the physical address is generated as a function of the page size of the TLB entry that matches the virtual address. The "Even/Odd Select" column of Table 4.4 indicates which virtual address bit is used to select between the even (EntryLo0) or odd (EntryLo1) entry in the matching TLB entry. The "PA<sub>(PABITS-1)..0</sub> Generated From" columns specify how the physical address is generated from the selected PFN and the offset-in-page bits in the virtual address. In this column, PFN is the physical page number as loaded into the TLB from the EntryLo0 or EntryLo1 registers, and has one of two bit ranges:

PFN Range	PA Range	Comment
PFN <sub>(PABITS-1)-120</sub>	PA <sub>PABITS-112</sub>	Release 1 implementation, or Release 2 (and subsequent releases) implementation without support for 1KB pages

PFN Range	PA Range Comment	
PFN <sub>(PABITS-1)-100</sub>	PA <sub>PABITS-110</sub>	Release 2 (and subsequent releases) implementation with support for 1KB pages enabled

**Table 4.4 Physical Address Generation** 

		PA <sub>(PABITS-1)0</sub> Generated From:		
Page Size	Even/Odd Select	1KB Page Support Unavailable (Release 1) or Disabled (Release 2 & subsequent)	Release 2 (and subsequent) with 1KB Page Support Enabled	
1K Bytes	VA <sub>10</sub>	Not Applicable	PFN <sub>(PABITS-1)-100</sub>    VA <sub>90</sub>	
4K Bytes	VA <sub>12</sub>	PFN <sub>(PABITS-1)-120</sub>    VA <sub>110</sub>	PFN <sub>(PABITS-1)-102</sub>    VA <sub>110</sub>	
16K Bytes	VA <sub>14</sub>	PFN <sub>(PABITS-1)-122</sub>    VA <sub>130</sub>	PFN <sub>(PABITS-1)-104</sub>    VA <sub>130</sub>	
64K Bytes	VA <sub>16</sub>	PFN <sub>(PABITS-1)-124</sub>    VA <sub>150</sub>	PFN <sub>(PABITS-1)-106</sub>    VA <sub>150</sub>	
256K Bytes	VA <sub>18</sub>	PFN <sub>(PABITS-1)-126</sub>    VA <sub>170</sub>	PFN <sub>(PABITS-1)-108</sub>    VA <sub>170</sub>	
1M Bytes	VA <sub>20</sub>	PFN <sub>(PABITS-1)-128</sub>    VA <sub>190</sub>	PFN <sub>(PABITS-1)-1010</sub>    VA <sub>190</sub>	
4M Bytes	VA <sub>22</sub>	PFN <sub>(PABITS-1)-1210</sub>    VA <sub>210</sub>	PFN <sub>(PABITS-1)-1012</sub>    VA <sub>210</sub>	
16M Bytes	VA <sub>24</sub>	PFN <sub>(PABITS-1)-1212</sub>    VA <sub>230</sub>	PFN <sub>(PABITS-1)-1014</sub>    VA <sub>230</sub>	
64MBytes	VA <sub>26</sub>	PFN <sub>(PABITS-1)-1214</sub>    VA <sub>250</sub>	PFN <sub>(PABITS-1)-1016</sub>    VA <sub>250</sub>	
256MBytes	VA <sub>28</sub>	PFN <sub>(PABITS-1)-1216</sub>    VA <sub>270</sub>	PFN <sub>(PABITS-1)-1018</sub>    VA <sub>270</sub>	

## 4.10 Segmentation Control

As an optional alternative to fixed memory segmentation, a programmable segmentation control feature has been added to MIPSr3. This improves the flexibility of the MIPS32 virtual address space.

In the traditional MIPS32 virtual address memory map, the mappability and cacheability attributes of segments are mostly fixed. For example, useg has its mappability attribute fixed while kseg0/1 have their cacheability and mappability attributes fixed. Segmentation Control replaces these fixed attributes with programmable controls for these attributes.

The Segmentation Control system can be used to implement a fully translated flat address space, or used to alter the relative size of cached and uncached windows into the physical address space.

The existence of the unmapped segments in the virtual address map prevents a MIPS CPU from being fully virtualized. Another use of Segmentation Control is to remove the unmapped segments from the virtual address map. Future support for CPU virtualization would require Segmentation Control.

With Segmentation Control, address translation begins by matching a virtual address to the region specified in a Segment Configuration. The virtual address space is therefore definable as the set of memory regions specified by Segment Configurations. The behavior and attributes of each region are also specified by Segment Configurations. Six Segment Configurations are defined, fully mapping the virtual address space.

#### **Virtual Memory**

If Segmentation Control is implemented, the Segment Configurations are always active. Coprocessor 0 registers SegCtl0, SegCtl1, and SegCtl2 contain six Segment Configurations. Config5 contains additional control and configuration fields.

The attributes of a Segment Configuration are:

- Access permissions from user, kernel, and supervisor modes
- Enable mapping (address translation) using the MMU specified in Config<sub>MT</sub>
- Physical address when mapping is disabled
- Cache attribute when mapping is disabled
- Force to unmapped, uncached when Status<sub>ERL</sub>=1

Besides the segments controlled by SegCtl\* registers, the reset and BEV exceptions may use another segment which is active only in kernel mode. Please read Section 4.10.1 "Exception Behavior under Segmentation Control" for an explanation on how exceptions interact with programmable segmentation.

On reset, Segment Configuration default is implementation specific. A configuration backward compatible with MIPS32 legacy fixed segmentation is defined by Table 9.16

Segment configuration access control modes are specified in *Table 9.15* 

Operation of MIPS32Segmentation Control is described below:

```
/* Inputs
* vAddr - Virtual Address
* pLevel - Privilege level - USER, SUPER, KERNEL
* IorD - Access type - INSTRUCTION or DATA
* LorS - Access type - LOAD or STORE
* Outputs
* mapped - segment is mapped
* pAddr - physical address (valid when unmapped)
* CCA - cache attribute (valid when unmapped)
* Exceptions: Address Error
*/
subroutine SegmentLookup(vAddr, pLevel, IorD, LorS) :
  Index \leftarrow vAddr[31:29]
   pAddr \leftarrow vAddr
   case Index
      7: CFG ← SegCtl0.CFG0
            CFG ← SegCtl0.CFG1
      6:
      5:
            CFG
                  ← SegCtl1.CFG2
            CFG
                  ← SegCtl1.CFG3
      4:
                 \leftarrow SegCtl2.CFG4
      3:
            CFG
      2:
            CFG ← SegCtl2.CFG4
      1:
           CFG ← SegCtl2.CFG5
      0: CFG ← SegCtl2.CFG5
   endcase
```

```
AM
                  ← CFG.AM
   EU
                  ← CFG.EU
   PA
                   ← CFG.PA
                   ← CFG.C
   checkAM(AM,pLevel,IorD,LorS)
    # Special case - Error-Unmapped region when ERL=1
   if (EU = 1) and (Status_{\rm ERL}=1) then
       CCA \leftarrow 2 # uncached
                             # unmapped
       mapped \leftarrow 0
    else
                  ← C
       CCA
       mapped ← isMapped(AM, pLevel, IorD, LorS)
   # Physical address for unmapped use
   if (mapped = 0) then
       # in a large (1GB) segment, drop the low order bit.
       if (Index < 4) then
           pAddr[35:30] \leftarrow PA >> 1
       else
           pAddr[35:29] \leftarrow PA
       endif
   else
       (CCA, pAddr) ← TLBLookup (vAddr)
   endif
   return (mapped, pAddr, CCA)
endsub
# Access mode check
subroutine checkAM(AM, pLevel, IorD, LorS)
    case AM
       UK:
                 seg_err ← (pLevel != KERNEL)
       MK:
                seg_err ← (pLevel != KERNEL)
                seg_err ← (pLevel = USER)
       MSK:
       MUSK: seg_err \leftarrow 0
       MUSUK: seg err \leftarrow 0
               seg_err ← (pLevel = USER)
       UUSK:
                 seg err \leftarrow 0
       default: seg_err ← UNDEFINED
    endcase
   if (seg err != 0) then
       segmentError(IorD, LorS)
   endif
endsub
subroutine isMapped(AM, pLevel, IorD, LorS)
   case AM
       UK: mapped \leftarrow 0 MK: mapped \leftarrow 1
       \begin{array}{ll} \text{MSK:} & \text{mapped} \leftarrow 1 \\ \text{MUSK:} & \text{mapped} \leftarrow 1 \end{array}
       MUSUK:
                  mapped ← (pLevel != KERNEL)
       USK:
                  mapped \leftarrow 0
       UUSK:
                  mapped \leftarrow 0
```

```
default: mapped ← UNDEFINED
endcase
return mapped
endsub

subroutine segmentError(IorD, LorS)
if (IorD = INSTRUCTION) then
reftype ← FETCH
else
if (LorS = LOAD) then
reftype ← LOAD
else
reftype ← STORE
endif
endif
SignalException(AddrError, reftype)
endsub
```

See Section 9.12 "SegCtl0 (CP0 Register 5, Select 2)".

The presence of this facility is indicated by the SC field in the *Config3* register. See Section 9.44 "Configuration Register 3 (CP0 Register 16, Select 3)".

Debug mode behavior is retained in dseg.

## 4.10.1 Exception Behavior under Segmentation Control

#### 4.10.1.1 Terminology

For this section discussing exception behavior under Segmentation Control, these terms are used:

Legacy Memory map - A MIPS32 Virtual/Physical memory system as described by Section 4.3 on page 28.

Non-Reset Exceptions - exceptions which would use EBase for the vector location when Status<sub>BEV</sub>=0

Overlay Segment - A memory segment with these properties:

- Totally managed by hardware, not software programmable.
- Intercepts memory requests before they are dealt with by the rest of the virtual memory system.
- Is active only in specific execution modes.

A pre-existing example of an overlay segment is DSEG which is part of the EJTAG debug architecture and is only active in DebugMode. and  $ECR_{ProbeEn}=1$ 

#### 4.10.1.2 Reset and BEV Vector Base Addresses under Segmentation Control

In the legacy memory map, the Reset/BEV vector base is fixed at virtual address 0xBFC0.0000 and physical address 0x1FC0.0000.

In contrast, Segmentation Control does not define a fixed value for the Reset/BEV vector base virtual address. Instead the virtual addresses and physical addresses for Reset/BEV vector base are considered implementation-specific. In

Segmentation Control, the physical address of Reset/BEV vector does not have to be derived from the virtual address by dropping VA[31:29], other mappings are allowed.

#### Reset and BEV exceptions - Cacheability and Map-ability

In the legacy memory map, the memory accesses to the Reset/BEV vector region are within KSEG1, which ensures the accesses to this region are always uncached and unmapped.

The architecture requires that the reset and BEV exceptions vector to a memory region which is uncached and unmapped.

#### Solution 1 - Uncached and Unmapped Segment always available

This architecture requirement can be satisfied if the system can guarantee these conditions:

- 1. One of the segments always powers up as uncached and unmapped for kernel mode.
- 2. That segment is always kept as uncached and unmapped for kernel mode.
- 3. The reset and BEV vectors always reside in the above mentioned segment.

If these conditions are met, then no special support is needed for reset and BEV exceptions.

#### Solution 2 - Overlay Segments for Reset and BEV exceptions

Not all systems may want to maintain the conditions for Solution 1, since Segmentation Control allows for any of the segments to be programmed with any valid cache-ability and mappability attribute.

To meet the architecture requirement without reserving one segment as uncached and unmapped, overlay segments are introduced in Segmentation Control for reset and exceptions while in kernel mode.

These overlay segments allow the reset/BEV regions to be accessed without accessing the caches and TLB during reset and BEV exceptions. That is, when a reset or BEV exception is taken, the overlay segment handles the memory requests for that vector region and the overlay segment attributes over-rides the cacheability and mappability attributes of the regular segment control register.

If Solution 1 is not implemented, the CPU must implement at least one overlay segment for the Reset/BEV vector location. If there is only one overlay segment for the Reset/BEV vector location, it must deal with memory requests as uncached and unmapped.

#### Solution 2 - Requirements for Overlay Segments

The starting virtual address, starting physical address and size of this overlay segment are implementation-specific. The overlay segments must be naturally aligned both in the virtual address space as well as the physical address space. The physical address of the overlay segment does not have to be derived from the virtual address of the overlay by dropping VA[31:29], other mappings are allowed.

The overlay segment must be at least 2KB in size. Implementations would likely choose much larger sizes for the overlay segment to access non-volatile memory and potentially other IO devices.

The overlay segment must be accessible while in kernel-mode ( $Status_{ERL}$ =1 or  $Status_{ERL}$ =1 or  $Status_{ERL}$ =kernel).

#### Solution 2 - Option A - Two Overlay Segments for KSEG0/1 legacy behavior

#### **Virtual Memory**

An implementation may optionally support a second overlay segment for the Reset/BEV vector physical address region. The purpose of two overlay segments is to mimic the cached and uncached views made available through KSEG0 and KSEG1 segments in the legacy memory system. After reset, one overlay segment would be given uncached and unmapped access to these vectors while the other overlay segment would give cached and unmapped access to the vectors.

The two overlay segments must meet these requirements:

- The two overlay segments are of the same size.
- The two overlay segments cannot overlap in the virtual address space.
- The two overlay segments must point to the same physical address space.
- Both overlay segments must treat memory accesses as unmapped.
- The overlay segment in which the BEV/Reset vector location resides must come out of reset treating memory accesses as uncached.
- The cache coherency of each overlay segment can be fixed by hardware or programmable through the legacy register fields in *Config* (see next section).

To mimic the legacy KSEG0/KSEG1 behaviors, one overlay segment would be located within the addresses which belong to SEGCTL1<sub>CFG3</sub> (virtual addresses equivalent to legacy KSEG0 segment) and the other overlay segment would be located within the addresses which belong to SEGCTL1<sub>CFG2</sub>(virtual addresses equivalent to legacy KSEG1 segment).

#### Solution 2 - Option B - Overly Segments using legacy Coherency Control Register Fields

Segmentation Control allows the legacy  $Config_{K0}$ ,  $Config_{K23}$  and  $Config_{KU}$  fields to control cacheability of their respective non-legacy segments coming out of reset. This is in effect when  $Config5_K = 0$ . If the overlay segment resides in one of these segments, it is optionally allowed for the overlay segment to get its cacheability attribute from the appropriate field (K0, K23, KU) within the Config register. If the BEV/Reset vector resides in a overlay segment which is controlled by that Config register field, then that register field must be set by hardware to uncached CCA value upon reset.

The use of these register fields allows the boot firmware to be run cached after the caches have been initialized. Code should not be executing within the overlay segment while the cache coherency of the overlay segment would be changing through writing the *Config* register field.

For example, if the Reset/BEV overlay segments resides within the segment controlled by  $SEGCTL1_{CFG3}$  (virtual addresses equivalent to legacy KSEG0 segment) and  $Config_{K0}$  is enabled coming out of reset,  $Config_{K0}$  must be reset to the uncached CCA value. When  $Config_{K0}$  is modified, code execution should not be within the  $SEGCTL1_{CFG3}$  segment.

NOTE: This use of these legacy coherency fields within the *Config* register is only meant for systems using legacy virtual address maps. For systems using non-legacy virtual address maps, the recommendation is to disable the legacy coherency fields within the *Config* register.

#### Solution 1 or Solution 2 - Option C - Relocation of non-Reset BEV exception vectors after Reset

There might be transitional devices in which the physical address map was inherited from legacy systems, but the virtual address map to be used is set up by programming the Segmentation Control registers. For such transitional devices, it might be useful to relocate the non-Reset BEV exceptions to an address more appropriate for the non-legacy virtual address map. Such capability is allowed by Segmentation Control.

The  $Config5_K$  bit can be used for this purpose. If  $Config5_K = 1$ , it is allowed to relocate the BEV vector base address for non-reset exceptions.

This feature would be used in this fashion:

- 1. Device boots up using legacy reset location (e.g. virtual address 0xBFC0.0000)
- 2. Segmentation Registers are programmed to new non-legacy address map.
- 3. BEV vector base moved to new location using this capability. Non-Reset BEV exceptions would now use this new location.

For the rest of this section, the following names are used:

• EffectiveBEV\_VA - the virtual address of the reset/BEV vector

#### 4.10.1.3 BEV Exceptions under Segmentation Control

As compared to a legacy system, the vector offsets are unchanged while the source of the vector base address is changed.

For Reset/Soft-Reset/NMI, the reset vector is located at virtual address (EffectiveBEV VA).

If  $Status_{BEV}$ =1 during other exceptions, the vectors are located at virtual address (EffectiveBEV\_VA + 0x200 + offset).

#### Requirements for Option 2 - Overlay Segments

If there is only one overlay segment for BEV/Reset, then the overlay segment deals with these memory requests as unmapped and uncached. The overlay segment is active in Kernel mode (  $Debug_{DM}$ =0 and ( $Status_{KSU}$ =Kernel or  $Status_{EXL}$ =1 or  $Status_{EXL}$ =1)).

If implemented, the second overlay segment is active at the same time as the first BEV/Reset overlay segment. If there are two overlay segments, the one which contains the reset/BEV vector must use uncached and unmapped behavior coming out of reset. Both overlay segments must use unmapped coherency.

If  $Config5_K = 0$  and the overlay resides in a segment that is controlled by one of the  $Config_{K0}$ ,  $Config_{K23}$  and  $Config_{KU}$  register fields, it is allowed for the appropriate Config register field to control the cacheability attribute of the overlay segment.

#### 4.10.1.4 Debug Exceptions under Segmentation Control

#### ECR<sub>ProbTrap</sub>=0

As compared to a legacy system, the vector offset is unchanged while the source of the vector base address is changed.

The debug exception vector is located at (EffectiveBEV\_VA + 0x480).

#### Requirements for Option 2 - Overlay Segments

The sole debug overlay segment is active when  $ECR_{ProbeEn}=1$  and  $Debug_{DM}=1$ . A second overlay segment is not allowed for Debug exceptions.

The overlay segment deals with these memory requests as unmapped.

If  $Config_K = 0$  and the overlay resides in a segment that is controlled by one of the  $Config_{K0}$ ,  $Config_{K23}$  and  $Config_{KU}$  register fields, it is allowed for the appropriate Config register field to control the cacheability attribute of the overlay segment. Otherwise, the overlay segment deals with these memory requests as uncached.

#### ECR<sub>ProbTrap</sub>=1 and ECR<sub>En</sub>=1

The debug exception vector is located at virtual address 0xFF20.0200. This virtual address is the same as in the legacy system.

The memory requests to that region are handled by the Debug overlay segment, which covers the Virtual address region of 0xFF20.0000 to 0xFF3F.FFFF. This overlay segment is active when  $ECR_{ProbeTrap}=1$  and  $ECR_{En}=1$  and  $Debug_{DM}=1$ . This DSEG overlay segment takes precedence over the other overlay segments.

#### 4.10.1.5 EBase Exceptions under Segmentation Control

If  $Status_{BEV}$ =0, then exception vectors are located at virtual address ( $Ebase[31:12] \parallel 0x000 + offset$ ). These virtual addresses are the same as those in the legacy system (except now the upper 2 bits of the Ebase register are now also writeable.

The memory requests to that region are handled by the appropriate programmable segment.

#### Extended Exception Vector Placement (EBase Register)

The *EB*ase register is modified to allow exception vectors to be located anywhere in the address space. See Figure 9.39.

#### 4.10.1.6 Cache Error Exceptions under Segmentation Control

The Cache Error Exception operates as defined in the base architecture, with the following additions.

Each Segment Configuration contains an EU bit. When EU=1, the segment becomes uncached and unmapped when  $Status_{ERL}$ =1. On reset, this bit is set for segments covering the range 0x00000000 to 0x7FFFFFFF, to match kuseg behavior.

On a Cache Error exception, the legacy behavior requires that bit 29 of the exception vector is set true when  $Status_{BEV}=0$  and the EBase register is present. This places the exception vector in the uncached kseg1 region.

Setting  $Config5_{CV}$ =1 allows this behavior to be overridden - the exception vector is taken directly from the *EBase* register. This feature should be used alongside Segment Configuration EU fields to ensure that code is executed from an uncached region in the event of a Cache Error exception.

The exception vector is computed as follows:

```
if Status_{BEV} = 1 then PC \leftarrow 0xBFC0 0200 + 0x100 else if ArchitectureRevision \geq 2 then if (Config3_{SC}=1) and (Config5_{CV}=1) then /* Use full value of EBase */ PC \leftarrow EBase_{31...12} \parallel 0x100 else /* EBase_{31...29} ignored, resulting PC always in kseg1 */ PC \leftarrow 101_2 \parallel EBase_{28...12} \parallel 0x100 endif else PC \leftarrow 0xA000 0000 + 0x100 endif endif
```

## 4.11 Enhanced Virtual Addressing

The addition of Segmentation Control and kernel load/store instructions to the MIPS architecture provide the ability to configure virtual address ranges that exceed prior fixed segmentation limits and to access user address space from kernel mode.

The Enhanced Virtual Addressing (EVA) feature is a configuration of Segmentation Control (refer to Section 4.10 "Segmentation Control") and a set of kernel mode load/store instructions allowing direct access to user memory from kernel mode. In EVA, Segmentation Control is programmed to define two address ranges, a 3 GB range with mapped-user, mapped-supervisor and unmapped-kernel access modes and a 1 GB address range with mapped-kernel access mode.


## 4.11.1 EVA Segmentation Control Configuration

EVA is a 2 section partitioning of the 32-bit virtual address space.

- 3.0GB Mapped User, Mapped Supervisor, Unmapped Kernel
- 1.0GB Mapped Kernel

The legacy fixed segmentation of the 32-bit virtual address space limited user addressable memory to 2.0GB as shown in Figure 4.4.

Figure 4.4 Legacy addressability



Where the EVA programmed segmentation of the 32-bit virtual address space extends user addressable memory to 3.0GB as shown in Figure 4.5.

Figure 4.5 EVA addressability




Figure 4.6 shows how the Segmentation Control CFG's remap the legacy fixed partitioning.

Legacy 32-bit statically partitioned **EVA Segmentation Control configuration** Virtual Address Space Mapped Kernel 4.0 GB 4.0 GB CFG0 kseg3 3.5 GB 3.5 GB ksseg CFG1 3.0 GB 3.0 GB kseg1 CFG2 2.5 GB 2.5 GB kseg0 CFG3 Umapped Kerner 2.0 GB 2.0 GB CFG4 1.0 GB useg CFG5 0.0 GB 0.0 GB

Figure 4.6 Legacy to EVA address configuration

To support the EVA configuration, each Segment Configuration field (CFG (defined in "Segmentation Control" on page 42)) must be initialized to define the overall memory map to support a 3GB (mapped user/supervisor, unmapped kernel) memory segment.

To configure Segmentation Control to implement EVA, the AM, PA, C and EU fields of each CFG are programmed as follows in the following table.

CFG	Description	АМ	PA	С	EU
0	1GB Mapped Kernel	MK	0x007	3	0
1		MK	0x006	3	0
2	3GB Mapped User, Supervisor, Unmapped Kernel Region	MUSUK	0x005	3	1
3		MUSUK	0x004	3	1
4		MUSUK	0x002	3	1
5		MUSUK	0x000	3	1

**Table 4.5 Segment Configuration for 3GB EVA** 

## 4.11.2 Enhanced Virtual Address (EVA) Instructions

EVA defines a number of new load/store instructions that are used to allow the kernel to access user virtual address space while executing in kernel mode

For example, the kernel can copy data from user address space to kernel physical address space by using these instructions with user virtual addresses. Kernel system-calls from user space can be conveniently changed by replacing normal load/store instructions with these instructions. Switching modes (kernel to user) is an alternative but this is

an issue if the same virtual address is being simultaneously used by the kernel. Further, there is a performance penalty in context-switching.

Limitations on use of the EVA load/store instructions are as follows:

- Only usable from Kernel execution mode.
- Only usable on a memory segment configured with a User access mode (AM).
- The address translation selected will be mapped if possible, else unmapped. More simply, a TLB based address translation is preferred.

Refer to Volume II of the MIPS Architectural Reference manual for further information on the EVA Load/Store instructions. The availability of these instructions are indicated by the  $Config5_{EVA}$  register field.

Table 4.6 lists kernel load/store instructions.

Table 4.6 EVA Load/Store Instructions

Instruction Mnemonic	Instruction Name	
CACHEE	Perform Cache Operation EVA	
LBE	Load Byte EVA	
LBUE	Load Byte Unsigned EVA	
LHE	Load Halfword EVA	
LHUE	Load Halfword Unsigned EVA	
LLE	Load-Linked EVA	
LWE	Load Word EVA	
LWLE	Load Word Left EVA	
LWRE Load Word Right EVA		
PREFE	Prefetch EVA	
SBE	Store Byte EVA	
SCE	Store Conditional EVA	
SHE	Store Halfword EVA	
SWE	Store Word EVA	
SWLE Store Word Left EVA		
SWRE	Store Word Right EVA	

Table 4.7 lists the type of address translation (mapped/unmapped) performed by EVA load/store instructions according to Segmentation Control access mode (AM) and processor execution mode (defined by *StatusKSU* = Kernel, Supervisor or User). A Coprocessor 0 unusable exception is thrown if the instruction is executed in other than Kernel mode. An Address Error exception is thrown if the access mode is not allowed.

Table 4.7 Address translation behavior for EVA load/store instructions

AM- Access Mode	Kernel	Supervisor	User	
UK	Address Error Excpt	COP0 Unusable Excpt	COP0 Unusable Excpt	
MK	Address Error Excpt	COP0 Unusable Excpt	COP0 Unusable Excpt	

4.12	Hardware	<b>Page</b>	<b>Table</b>	Walker
------	----------	-------------	--------------	--------

Table 4.8 lists the type of address translation (mapped/unmapped) performed by ordinary load/store instructions according to Segmentation Control access mode (AM) and processor execution mode (defined by *StatusKSU* = Kernel, Supervisor or User). An Address Error exception is thrown if the access mode is not allowed in the current execution mode.

# 4.12 Hardware Page Table Walker

Page Table Walking is the process by which a Page Table Entry (PTE) is located in memory. Hardware acceleration for page table walking is an optional feature in the architecture. The mechanism can be used to replace the software

A Huge Page may logically be specified in two ways:

- 1. A Huge Page is a region composed of two power-of-4 pages which have adjacent virtual and physical addresses. Since the even page and the odd page are derived from a single directory entry, they will both inherit the same attributes and all but one of the address bits from the single directory entry. The memory region is divided evenly between the even page and the odd page. The physical address held within the directory entry is aligned to 2 x size of the page (which is a power of 4). This is distinct from EntryLo0 and EntryLo1 pairs in the Page Table which are only guaranteed to be adjacent in virtual, but not physical address. They may also have differing page attributes. This method is known as Adjacent Pages since the EntryLo0/1 physical addresses are both derived from one entry and have to be adjacent in the physical address space. This is the default method that is supported by this specification. If an implementation chooses to support Huge Pages in the directory levels, then the Adjacent Page method must be implemented.
- 2. Where a Huge Page is itself a power-of-4 page, it is handled in exactly the same manner as a Base Page in the Page Table. For this case, one directory entry is used for the even page and the adjacent directory entry is used for the odd page. The physical address held within the directory entry is aligned to the size of the page (which is a power of 4). This method is known as **Dual Pages** since each PFN does not have to be adjacent to each other. If an implementation chooses to support Huge Pages in the directory levels, then the Dual Page method is an additional option.

Examples of power-of-4 regions(start with 1KB and multiply by 4 a number of times): 256MB, 1MB, 4MB, 16MB, 64MB, 256MB, 1GB.

Examples of 2x power-of-4 regions (start with 1KB and multiply by 4 a number of times; then multiple by 2) 512MB, 2MB, 32MB, 128MB, 512MB, 2GB.

Huge Page Support is optional and is indicated by  $PWCtl_{Hugepg}$ =1. If an Implementation supports Huge Pages in the directory levels, it must support the Adjacent Page method. The Dual Page method is optional if Huge Pages are supported. The implementation of Dual Page method is indicated by  $PWCtl_{DPH}$ =1

### 4.12.1 Multi-Level Page Table support

The hardware page table walking system specifies a mechanism for refilling the TLB, independent of the *Context* register. Four additional coprocessor 0 registers are added. The *PWBase* register specifies the per-VPE page table base. The *PWField* and *PWSize* registers specify address generation for up to four levels of page table. The *PWCtl* register controls the behavior of the Page Table Walker. These registers also configure the separation between Page Table Entries (PTEs) in memory and post-load shifting of PTEs.

A multi-level page table system forms a tree structure - the lowest (leaf) elements of which are Page Tables. A Page Table is an array of Page Table Entries. Levels above the Page Tables are known as Directories. A Directory consists of an array of pointers. Each pointer in a Directory is either to another Directory or to a Page Table.

The next figure shows an example of a multi-level page table structure.




Figure 4.7 Page Table Walk Process

Each executing process is typically associated with a separate page table base pointer (*PWBase*). In a single-threaded, uniprocessor system, only one process is active at once. Where multiple CPUs or VPEs are in use, multiple processes execute simultaneously - thus one page table base pointer is required per CPU or VPE. The term 'page table base' refers to the start of a Page Global Directory.

A typical page table structure consists of:

- A per CPU/VPE *PWBase* register, containing the base of the Page Global Directory.
- Page Global Directories, indexed by upper bits from the faulting address, containing pointers to Page Upper Directories.
- Page Upper Directories, indexed by bits from the faulting address, containing pointers to Page Middle Directories
- Page Middle Directories, indexed by bits from the faulting address, containing pointers to Page Tables.
- Page Tables, indexed by bits from the faulting address, containing Page Table Entry (PTE) pairs.

In some 32-bit systems, the Page Upper Directories and Page Middle Directories are not used. Some systems may wish to exclude certain bits of the faulting address when performing a page table walk. Some systems use bits in the Page Table Entries to store OS-specific flags, which are removed using a shift before writing into EntryLo0/1. Other systems store these flags alongside the PTEs. Some hardware implementations may seek to include more than one page table walker, allowing out-of-order execution to continue despite multiple TLB misses.

The hardware page table walking scheme takes account of all these possibilities.

Figure 4.8 shows the registers and fields used by the page table walking scheme for a four level page table structure.

If an asynchronous exception is detected during the hardware page table walk, the HW walking process is aborted and the asynchronous exception is taken. This includes asynchronous exceptions such as NMI, Cache Error, and Interrupts. It also includes the asynchronous Machine Check exception which results from multiple matching entries being present in the TLB following a TLB write.

Implementations are not required to support hardware page table walk reads from mapped regions of the Virtual Address space. If an implementation does not support reads from mapped regions, an attempted access during a page table walk will cause the process to be aborted, and a TLB Refill exception will be taken.

Pointers within Directories are always treated as 32 bit addresses.

Hardware page table walking is performed as follows:

- 1. A temporary pointer is loaded with the contents of the PWBase register
- 2. The native pointer size is set to 4 bytes (32 bits).
- 3. If the Global Directory is disabled by *PWSize<sub>GDW</sub>*=0, skip to the next step.
  - If Huge Pages are supported, check PTEVld bit to determine if entry is PTE. If PTEVld bit is set, write Huge Page into TLB (details left out for brevity, read pseudo-code at end of this section). Page Walking is complete after Huge Page is written to TLB.
  - Extract *PWSize<sub>GDW</sub>* bits from the faulting address, with least-significant bit *PWField<sub>GDI</sub>*. This is the Global Directory index (Gindex). Logical OR onto the temporary pointer, after multiplying (shifting) by the native pointer size. The result is a pointer to a location within the Global Directory.
  - Perform a memory read from the address in the temporary pointer, of the native pointer size. The returned value is placed into the temporary pointer. If an exception is detected, abort.
- 4. If the Upper Directory is disabled by *PWSize<sub>UDW</sub>*=0, skip to the next step.
  - If Huge Pages are supported, check PTEVld bit to determine if entry is PTE. If PTEVld bit is set, write Huge Page into TLB (details left out for brevity, read pseudo-code at end of this section). Page Walking is complete after Huge Page is written to TLB.
  - Extract *PWSize<sub>UDW</sub>* bits from the faulting address, with least-significant bit *PWField<sub>UDI</sub>*. This is the Upper Directory index (Uindex). Logical OR onto the temporary pointer, after multiplying (shifting) by the native pointer size. The result is a pointer to a location within the Upper Directory.
  - Perform a memory read from the address in the temporary pointer, of the native pointer size. The returned value is placed into the temporary pointer. If an exception is detected, abort.
- 5. If the Middle Directory is disabled by *PWSize<sub>MDW</sub>*=0, skip to the next step.
  - If Huge Pages are supported, check PTEVld bit to determine if entry is PTE. If PTEVld bit is set, write Huge Page into TLB (details left out for brevity, read pseudo-code at end of this section). Page Walking is complete after Huge Page is written to TLB.
  - Extract *PWSize<sub>MDW</sub>* bits from the faulting address, with least-significant bit *PWField<sub>MDI</sub>*. This is the Middle Directory index (Mindex). Logical OR onto the temporary pointer, after multiplying (shifting) by the native pointer size. The result is a pointer to a location within the Middle Directory.

- Perform a memory read from the address in the temporary pointer, of the native pointer size. The returned value is placed into the temporary pointer. If an exception is detected, abort.
- The temporary pointer now contains the address of the Page Table to be used.
- 6. Extract *PWSize<sub>PTW</sub>* bits from the faulting address, with least-significant bit *PWField<sub>PTI</sub>* This is the Page Table index (PTindex). Multiply (shift) by the native pointer size, then multiply (shift) by the size of the Page Table Entry, specified in *PWSize<sub>PTFW</sub>* 
  - The temporary pointer now contains the address of the first half of the Page Table Entry.
  - Perform a memory read from the address in the temporary pointer, of the native pointer size. The returned
    value is logically shifted right by *PWField<sub>PTEI</sub>* bits. This is the first half of the Page Table Entry. If an exception is detected, abort.
- 7. In the temporary pointer, set the bit located at bit location  $PWField_{PTFT}1$ .
  - The temporary pointer now contains the address of the second half of the Page Table Entry.
  - Perform a memory read from the address in the temporary pointer, of the native pointer size. The returned
    value is shifted right by PWField<sub>PTEI</sub> bits. This is the second half of the Page Table Entry. If an exception is
    detected, abort.
- 8. Write the two halves of the Page Table Entry into the TLB, using the same semantics as the TLBWR (TLB write random) instruction.
- 9. Continue with program execution.

Coprocessor 0 registers which are used by software on TLB refill exceptions are unused by the hardware page table walking process. The registers and fields used by software are BadVAddr, EntryHi, PageMask, EntryLo0, EntryLo1 and Context<sub>BadVPN2</sub>.

## 4.12.2 PTE and Directory Entry Format


All entries are read from in-memory data structures. There are three types of entries in the baseline definition: Directory Pointer, Huge Page non-leaf PTE of inferred size, and leaf PTE of base size. For options other than baseline, the entry type is a function of the table level and the PTEvld field of an entry. For all but the last level table (leaf level), the PTEvld bit is 0 for directory pointers to the next table and 1 for PTEs. In the leaf table, the entry is alway a PTE and the PTEvld bit is not used by Hardware Walker. The PWCtl<sub>HugePg</sub> register field indicates whether Huge Page non-leaf PTEs are implemented.

All PTEs are shifted right by *PWField<sub>PTEI</sub>* -2 (shifting in zeros at the most significant bit) and then rotated right by 2 bits before forming the page-walker equivalents of *EntryLo0* and *EntryLo1* values. These operations are used to remove the Software-only bits and placing the RI and XI protection bits in the proper bit location before writing the TLB. If the RI and XI bits are implemented and enabled, the HW Page Walker feature requires the RI bit to be placed right of the G bit in the PTE memory format. Similarly, it is required that the XI bit to be placed right of the RI bit in the PTE memory format.


Note that the bit position of PTEvld is not fixed at 0. It can be programmed by the *PWCtl<sub>Psn</sub>* field. If non-leaf PTE entries are available, there will already be a bit used by the software TLB handler to distinguish non-leaf PTE entries from directory pointers. Normally, the PTEvld bit is configured to point to that software bit within the PTE.

A possible programming error to avoid is placing the PTEvld bit within the Directory Pointer field, as any of those address bits may be set and thus not appropriate to be used to distinguish between a Directory Pointer or a non-leaf PTE.


The following figures show an example of 4-byte pointers or PTE entries. The 4-byte width is configured by having  $PWS/ze_{PTEW}=0$ . In this example, 4bits are used for Software-only flags. The following figures assume a PTE format based on  $PWCtl_{Psn}=0$ ,  $PWField_{PTE}=0$  and a Base Page Size of 4K for simplicity.




After shifting out the software bits (3..0) (shifting in zeros at the most significant bit) and then rotating RI and XI fields into bits 31:30, the PTE matches the EntryLo register format. In the non-Leaf PTE, 4-bits which are just left of the C field are reserved for future features.



The following figures show an example of 8-byte pointers or PTE entries. The 8-byte width is configured by having  $PWSize_{PTEW}=1$ . This example uses 4-bits for Software-only flags. The use of the wider PTE allows for the use of more PFN bits to be used for addressing - the 8-byte PTE format is required when more than 32-bits of physical addressing is to be implemented. Both the non-leaf PTE and directory pointer both take 8-bytes of memory space, though only 32-bits are actually used for the memory address. The following figures assume a PTE format based on  $PWCtl_{Psn}=0$ ,  $PWField_{PTEI}=6$  and a Base Page Size of 4k for simplicity.



After the software bits (3..0) are right shifted away (shifting in zeros at the most significant bit) and the RI and XI fields are rotated to bits 31:30, the PTE matches the *EntryLo* register format. By setting *PWS/ze*<sub>PTEW</sub>=1 to denote 8-byte PTE entries, the shift operation is done on the entire 8 byte PTE, but only the lower 4-bytes are written into the TLB. In the non-Leaf PTE, 4-bits which are just left of the *C* field are reserved for future features.



Leaf PTEs always occur in pairs (*EntryLo0* and *EntryLo1*). However, non-leaf PTEs (ones which occur in the upper directories) can occur either in pairs (if Dual Page method is enabled) or occur with just one entry (Adjacent Page method).

For the Adjacent Page method, the single non-leaf PTE represent both *EntryLo0* and *EntryLo1* values. When the walker populates the EntryLo registers for a PTE in a directory, the least significant bit above the page size is 0 for *EntryLo0* and 1 for *EntryLo1*. That is, *EntryLo0* and *EntryLo1* represent adjacent physical pages.

For the Dual Page method, the two PTEs are read from the directory level by the Hardware Page Walker.

For Huge Page handling, the size of the Huge Page is inferred from the directory level in which the Huge Page resides. For the Adjacent Page Method, the size of each individual PTE in *EntryLo0* and *EntryLo1* as synthesized from the single Huge Page is always half the inferred size.

If the inferred page size is 2 x power-of-4, then the Adjacent Page Method is used.

If the inferred page size is a power-of-4, then the Dual Page Method is used (if the Dual Page Method is implemented). If the Dual Page method is implemented ( $PWCtl_{DPH}=1$ ), it is implementation-specific whether the PTEVld bit is checked for the second PTE when it is read from memory for writing the second TLB page. The recommended behavior is to check this second PTEVld bit and if it is not set, a Machine Check exception is triggered. The  $PageGrain_{MCCause}$  register field is used to differentiate between different types of Machine Check exceptions.

If the the inferred Huge Page size is power-of-4, and the Dual Page Methods is not implemented, it is implementation-specific whether a Machine Check is reported.

An example of Huge Page handling follows. It assumes a leaf PTE size of 4KB.

- PMD Huge Page =  $2^9$  (*PWSize*<sub>PTW</sub>) \*  $2^12$  (*PWField*<sub>PTI</sub>) =  $2^21$  = 2MB. Each EntryLo0/1 page is 1MB, which is a power-of-4 and use the Adjacent Page method.
- PUD Huge Page =  $2^{10} (PWSize_{MDW}) * 2^{9} (PWSize_{PTW}) * 2^{12} (PWField_{PTI}) = 2^{31} = 2GB$ . Each EntryLo0/1 page is 1GB, which is a power-of-4 and would use the Adjacent Page method. Note that the index into PMD has been extended to 10 bits from 9 bits. Each PMD table thus has 1K entries instead of the typical 512 entries.

#### See also:

- Section 9.15, "PWBase Register (CP0 Register 5, Select 5)" on page 149
- Section 9.16, "PWField Register (CP0 Register 5, Select 6)" on page 149
- Section 9.17, "PWSize Register (CP0 Register 5, Select 7)" on page 152
- Section 9.19, "PWCtl Register (CP0 Register 6, Select 6)" on page 159

#### 4.12.3 Hardware page table walking process

The hardware page table walking process is described in pseudocode as follows:

```
/* Perform hardware page table walk

* Memory accesses are performed using the KERNEL privilege level.

* Synchronous exceptions detected on memory accesses cause a silent exit

* from page table walking, resulting in a TLB Refill exception.

* Implementations are not required to support page table walk memory

* accesses from mapped memory regions. When an unsupported access is

* attempted, a silent exit is taken, resulting in a TLB Refill exception.

* Note that if an exception is caused by AddressTranslation or LoadMemory

* functions, the exception is not taken, a silent exit is taken,

* resulting in a TLB Refill exception.

*

* For readability, this pseudo-code does not deal with PTEs of different widths.

* In reality, implementations will have to deal with the different PTE

* and directory pointer widths.

*/

* subroutine PageTableWalkRefill(vAddr):
```

```
if (Config3_{PW} = 0) then
     return(0) # walker is unimplemented
if (PWCtl_{PWEn}=0) then
     return (0) # walker is disabled
if !(PWSize_{GDW}>0 | PWSize_{UDW}>0 | PWSize_{MDW}>0) then
     return (0) # no structure to walk
     # Initial values
found \leftarrow 0
\texttt{encMask} \ \leftarrow 0
HugePage \leftarrow False
HgPgBDhit \leftarrow False
HgPgGDhit \leftarrow False
HgPgUDhit \leftarrow false
\texttt{HgPgMDhit} \leftarrow \texttt{false}
# Native pointer size
NativeShift \leftarrow 2
DSize
                   ← 32
# Indices computed from faulting address
              \leftarrow (v \texttt{Addr} >> \texttt{PWField}_{\texttt{GDI}}) \text{ and} ((1 << \texttt{PWSize}_{\texttt{GDW}}) - 1)
\label{eq:Uindex} \mbox{$\leftarrow$ (vAddr >> PWField_{UDI})$ and $((1<<PWSize_{UDW})$-1)$}
\label{eq:mindex} \texttt{Mindex} \qquad \leftarrow (\texttt{vAddr} \ >> \ \texttt{PWField}_{\texttt{MDI}}) \ \ \texttt{and} \ \ ((\texttt{1}<<\texttt{PWSize}_{\texttt{MDW}}) \ \texttt{-1})
\texttt{PTindex} \qquad \leftarrow (\texttt{vAddr} \ >> \ \texttt{PWField}_{\texttt{PTI}}) \ \ \texttt{and} \, (\, (\, \texttt{1} << \texttt{PWSize}_{\texttt{PTW}}) \, -1)
# Offsets into tables
Goffset ← Gindex << NativeShift
Uoffset
              ← Uindex << NativeShift
\texttt{Moffset} \qquad \leftarrow \texttt{Mindex} \, << \, \texttt{NativeShift}
 PToffset0 \leftarrow (PTindex >> 1) << (NativeShift + PWSize_{PTEW} + 1) 
PToffset1 \leftarrow PToffset0 OR (1 << (NativeShift + PWSize_{PTEW}))
EntryLo0 ← UNPREDICTABLE
EntryLo1 ← UNPREDICTABLE
\texttt{Context}_{\texttt{BadVPN2}} \; \leftarrow \texttt{UNPREDICTABLE}
# Starting address - Page Table Base
vAddr \leftarrow PWBase
# Global Directory
if (PWSize_{\text{GDW}} > 0) then
                       \leftarrow vAddr or Goffset
     vAddr
     (pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD, KERNEL)
                         ← LoadMemory(CCA, DSize, pAddr, vAddr, DATA)
     if (t and (1<<PWCtl_{Psn}) && PWCtl_{Hugpg}=1) then # PTEvld is set
          HugePage ← true
          HgPgGDHit \leftarrow true
          t \leftarrow t >> PWField<sub>PTEI</sub> - 2 // shift entire PTE
             ← ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
          w \leftarrow (PWField_{GDT}) - 1
```

```
if ( ( PWField_{GDI} and 0x1)=1) // check if index is odd e.g. 2x power of 4
       // generate adjacent page from same PTE for odd TLB page
          lsb \leftarrow (1<<w)>> 6
          pw EntryLo0 \leftarrow t and not lsb \# lsb=0 even page; note FILL fields are 0
          pw_EntryLo1 \leftarrow t or lsb # lsb=1 odd page
       elseif (PWCtl_{DPH} = 1)
       // Dual Pages - figure out whether even or odd page loaded first
           OddPageBit = (1 << PWField<sub>GDT</sub>)
           if (vAddr and OddPageBit)
              pw EntryLo1 \leftarrow t
           else
              pw_EntryLo0 ← t
           endif
       // load second PTE from directory for other TLB page
          vAddr2 ← vAddr xor OddPageBit
           (pAddr2, CCA2) ← AddressTranslation(vAddr2, DATA, LOAD, KERNEL)
           t ← LoadMemory(CCA2, DSize, pAddr2, vAddr2, DATA)
           t \leftarrow t >> PWField<sub>PTEI</sub> - 2 // shift entire PTE
           t ← ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
           if (vAddr and OddPageBit)
              pw EntryLo0 ← t
           else
              pw_EntryLo1 ← t
           endif
       else
          goto ERROR
       endif
       goto REFILL
       vAddr \leftarrow t
   endif
endif
# Upper directory
if (PWSize_{\text{UDW}} > 0) then
   vAddr
                ← vAddr or Uoffset
   (pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD, KERNEL)
                  ← LoadMemory(CCA, DSize, pAddr, vAddr, DATA)
   if (t and (1<<PWCtl_{\rm Psn}) && PWCtl_{\rm Hugpg}=1) then# PTEvld is set
       HugePage ← true
       HgPgUDHit \leftarrow true
       t \leftarrow t >> PWField<sub>PTEI</sub> - 2 // right-shift entire PTE
       t \leftarrow ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
       w \leftarrow (PWFIELD_{UDT}) - 1
       if ( (PWFIELD_{UDI} \text{ and } 0x1) = 0x1) //check if odd e.g. 2x power of 4
       // generate adjacent page from same PTE for odd TLB page
           lsb \leftarrow (1<<w)>> 6 // align PA[12] into EntryLo* register bit 6
          pw EntryLo0 ← t and not lsb # lsb=0 even page; note FILL fields are 0
          pw_EntryLo1 ← t or lsb # lsb=1 odd page
       elseif (PWCtl_{DPH} = 1)
       // Dual Pages - figure out whether even or odd page loaded first
          OddPageBit = (1 << PWFIELD<sub>UDT</sub>)
           if (vAddr and OddPageBit)
              pw EntryLo1 \leftarrow t
           else
              pw EntryLo0 ← t
           endif
```

```
// load second PTE from directory for odd TLB page
           vAddr2 ← vAddr xor OddPageBit
            (pAddr2, CCA2) ← AddressTranslation(vAddr2, DATA, LOAD, KERNEL)
           t ← LoadMemory(CCA2, DSize, pAddr2, vAddr2, DATA)
           t \leftarrow t >> PWField<sub>PTEI</sub> - 2 // right-shift entire PTE
           t \leftarrow ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
           if (vAddr and OddPageBit)
               pw_EntryLo0 ← t
               pw EntryLo1 \leftarrow t
           endif
       else
           goto ERROR
       endif
       goto REFILL
   else
       vAddr \leftarrow t
   endif
endif
# Middle directory
if (PWSize_{MDW} > 0) then
   vAddr
                  ← vAddr OR Moffset
    (pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, LOAD, KERNEL)
                   ← LoadMemory(CCA, DSize, pAddr, vAddr, DATA)
   if (t and (1<<PWCtl_{\rm Psn}) && PWCtl_{\rm Huppq}=1) then# PTEvld is set
       HugePage ← true
       HqPqMDHit ← true
       t \leftarrow t >> PWField<sub>PTEI</sub> - 2 // right-shift entire PTE
       t \leftarrow ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
       pw EntryLo0 ← t # note FILL fields are 0
       w \leftarrow (PWField_{MDT}) - 1
       if ( (PWField_{MDI} \text{ and } 0x1) = 0x1) // check if odd e.g. 2x power of 4
       // generate adjacent page from same PTE for odd TLB page
       lsb \leftarrow (1<<w)>> 6 // align PA[12] into EntryLo* register bit 6
       pw_EntryLo0 \leftarrow t and not lsb # lsb=0 even page; note FILL fields are 0
       pw\_EntryLo1 \leftarrow t or lsb # lsb=1 odd page
       elseif (PWCtl_{DPH} = 1)
       // Dual Pages - figure out whether even or odd page loaded first
           OddPageBit = (1 << PWField<sub>MDT</sub>)
           if (vAddr and OddPageBit)
               pw_EntryLo1 ← t
           else
               pw_EntryLo0 ← t
           endif
       // load second PTE from directory for odd TLB page
           \texttt{vAddr2} \leftarrow \texttt{vAddr} \ \texttt{xor} \ (\texttt{1} << \ (\texttt{NativeShift} \ + \ \texttt{PWSize}_{\texttt{PTEW}})
            (pAddr2, CCA2) \leftarrow AddressTranslation(vAddr2, DATA, LOAD, KERNEL)
           \texttt{t} \quad \leftarrow \texttt{LoadMemory(CCA2, DSize, pAddr2, vAddr2, DATA)}
           t \leftarrow t >> PWField<sub>PTET</sub> - 2 // right-shift entire PTE
           t \leftarrow ROTRIGHT(t, 2) // 32-bit rotate to place RI/XI bits
           if (vAddr and OddPageBit)
               pw_EntryLo0 ← t
           else
               pw EntryLo1 \leftarrow t
           endif
           goto ERROR
```

```
endif
          goto REFILL
          vAddr \leftarrow t
       endif
   endif
   # Leaf Level Page Table - First half of PTE pair
                 \leftarrow vAddr or PToffset0
   (pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD, KERNEL)
   temp0
           ← LoadMemory(CCA, DSize, pAddr, vAddr, DATA)
   # Leaf Level Page Table - Second half of PTE pair
            \leftarrow vAddr or PToffset1
   (pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD, KERNEL)
   temp1
                 ← LoadMemory(CCA, DSize, pAddr, vAddr, DATA)
   # Load Page Table Entry pair into TLB
   temp1
                 \leftarrow temp1 >> PWField_{PTEI} - 2 // right-shift entire PTE
   pw_EntryLo1 ← ROTRIGHT(temp1, 2) // 32-bit rotate to place RI/XI bits
REFILL.
   found \leftarrow 1
   m \leftarrow (1 << PWField_{PTT}) - 1
   if (HugePage) then
       # Non-power-of-4 page size halved to provide power-of-4 page size.
       # 1st step: Halve page size (1<<(w-1))</pre>
       switch ({HqPqBDHit,HqPqGDHit,HqPqUDHit,HqPqMDHit})
          case 1000
             m \leftarrow (1 << (PWField_{BDT})) - 1
          case 0100
             m \leftarrow (1 << (PWField_{GDT})) - 1
          case 0010
             m \leftarrow (1 << (PWField_{UDI})) - 1
          case 0001
              m \leftarrow (1 << (PWField_{MDT})) - 1
       end switch
   endif
   # 2nd step: Normalize mask field to 4KB as smallest base (>>12)
   pw\_PageMask_{Mask} \leftarrow m {>} 12
# The hardware page walker inserts a page into the TLB in a manner
# identical to a TLBWR instruction as executed by the software refill handler
   pw_EntryHi = ( vaddr and not 0xfff ) | EntryHi<sub>ASID</sub>
   TLBWriteRandom(pw_EntryHi, pw_EntryLo0, pw_EntryLo1, pw_PageMask)
   return (found)
   # If an error/exception condition is detected on a page table
   # walk memory access, this function exits with found=0.
   OnError:
      return(0)
endsub
```

#### **Virtual Memory**

If a page is marked invalid, the hardware refill handler will still fill the page into the TLB. Software can point to invalid PTEs to represent regions that are not mapped. When the Software attempts to use the invalid TLB entry, a TLB invalid exception will be generated.

4.12 Hardware	Page Tab	le Walker
---------------	----------	-----------

# **Common Device Memory Map**

MIPS processors may include memory-mapped IO devices that are packaged as part of the CPU. An example is the Fast Debug Channel, which is a UART-like communication device that uses the EJTAG probe pins to move data to the external world.

The Common Device Memory Map (CDMM) is a region of physical address space that is reserved for mapping IO device configuration registers within a MIPS processor. The CDMM helps aggregate various device mappings into one area, preventing fragmentation of the memory address space. It also enables the use of access control and memory address translation mechanisms for these device registers. The CDMM occupies a maximum of 32KB in the physical address map.

The CMDMM is an optional feature of the architecture. Software detects if CDMM is implemented by reading the *Config3<sub>CDMM</sub>* register field (bit 3).

Two blocks are defined for the CDMM -

- CDMMBase A new Coprocessor 0 register that sets the base physical address of the CDMM
- CDMM Access Control and Device Register Block The 32KB CDMM region is divided into smaller 64-byte aligned blocks called 'Device Register Blocks' (DRBs). Each block has access control and status information in access control and status registers (ACSRs), followed by IO device registers.

For implementations that have multiple VPEs, the IO devices and their ACSRs are instantiated once per VPE, but the *CDMMBase* register is shared among the VPEs.

Implementations are not required to maintain cache coherence for the CDMM region. For that reason, the memory mapped registers located within this region must be accessed only using uncached memory transactions. Accessing these register using a cacheable CCA may result in **UNPREDICTABLE** behavior.

Each of these blocks are now described in detail.

# 5.1 CDMMBase Register

The physical base address for the CDMM facility is defined by a coprocessor 0 register called *CDMMBase*, (CP0 register 15, select 2). This address must be aligned to a 32KB boundary.

On a 32-bit core with a TLB-based MMU, this region would most likely be mapped to the lower 512MB of physical memory, allowing kernel-mode unmapped, uncached access via kseg1. User-mode access could be allowed through a TLB mapping using an uncached coherency.

On cores that use a FMT MMU, the region would most likely be mapped to the lower 512MB and made accessible via kernel mode. Alternatively, if user-mode access is allowed, this region could be mapped to correspond to the kuseg physical address segment.

On cores that use a BAT MMU, if only kernel mode access is allowed, the region would be mapped to a physical address region reachable through kseg1 or kseg2/3 (using uncached coherency). If user mode access is allowed, the useg BAT entry must use an uncached coherency.

Please refer to Section 9.39 on page 201 for the description of the CDMMBase register.

## 5.2 CDMM - Access Control and Device Register Blocks

The CDMM is divided into 64-byte aligned segments named 'Device Register Blocks' (DRBs), Each device occupies at least one DRB. If a device needs additional address space, it can occupy multiple contiguous 64-byte blocks, eg. multiple DRBs which are adjacent in the physical address map. For each device, device type identification and access control information is located in the DRB allocated for the device with the lowest physical address.

Access control information is specified via 'Access Control and Status Registers' (ACSRs) that are found at the start of the DRB allocated for the device with the lowest physical address. The ACSR for a device holds the size of the IO device, and hence also act as a pointer to the start of the next device and



## 5.2.1 Access Control and Status Registers

The first DRB of a device has 8 bytes of access control address space allocated to it. These 8 bytes can be considered to be two 32-bit registers (on a 32-bit or 64-bit core), or a single 64-bit register (on a 64-bit core). In revision 1.00 of the CDMM, only the lower 32-bits hold access control and status information. The control/status register can be accessed in kernel mode only. Reading this register while not in kernel mode results in all zeros being returned. Writing this register while not in kernel mode results in the write being ignored and the register not being modified.

Figure 5.2 has the format of an Access Control and Status register (shown as a 64-bit register), and

**Table 5.1 Access Control and Status Register Field Descriptions** 

Fields Name Bits			Read /	Reset State	Compliance
		Description	Write		
DevSize 21:16 This field specifies the number of extra 64-byte blocks allocated to this device. A value of 0 indicates that only one 64-byte block is allocated. This also determines the location of the next device block. A device is limited to 4KB of memory.		R	Preset	Required	
DevRev	15:12	This field specifies the revision of device. This field is combined with the DevType field to denote the specific device revision.	R	Preset	Required
Uw	3	This bit indicates if user-mode write access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to write to the device while in user mode with access disabled is ignored.	R/W	0	Required
Ur	2	This bit indicates if user-mode read access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to read from the device while in user mode with access disabled is ignored.	R/W	0	Required
Sw	1	This bit indicates if supervisor-mode write access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to write to the device while in supervisor mode with access disabled is ignored.	R/W	0	Required
Sr	0	This bit indicates if supervisor-mode read access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to read from the device while in supervisor mode with access disabled is ignored.	R/W	0	Required
0	63:32, 11:4	Reserved for future use. Ignored on write; returns zero on read.	R	0	Required

# Interrupts and Exceptions

Release 2 of the Architecture added the following features related to the processing of Exceptions and Interrupts:

- The addition of the Coprocessor 0 *EBase* register, which allows the exception vector base address to be modified for exceptions that occur when *Status*<sub>BEV</sub> equals 0. The *EBase* register is required.
- The extension of the Release 1 interrupt control mechanism to include two optional interrupt modes:
  - Vectored Interrupt (VI) mode, in which the various sources of interrupts are prioritized by the processor and
    each interrupt is vectored directly to a dedicated handler. When combined with GPR shadow registers, introduced in the next chapter, this mode significantly reduces the number of cycles required to process an interrupt.
  - External Interrupt Controller (EIC) mode, in which the definition of the coprocessor 0 register fields associated with interrupts changes to support an external interrupt controller. This can support many more prioritized interrupts, while still providing the ability to vector an interrupt directly to a dedicated handler and take advantage of the GPR shadow registers.
- The ability to stop the *Count* register for highly power-sensitive applications in which the *Count* register is not used, or for reduced power mode. This change is required.
- The addition of the DI and EI instructions which provide the ability to atomically disable or enable interrupts. Both instructions are required.
- The addition of the TI and PCI bits in the Cause register to denote pending timer and performance counter interrupts. This change is required.
- The addition of an execution hazard sequence which can be used to clear hazards introduced when software writes to a coprocessor 0 register which affects the interrupt system state.

# 6.1 Interrupts

Release 1 of the Architecture included support for two software interrupts, six hardware interrupts, and two special-purpose interrupts: timer and performance counter. The timer and performance counter interrupts were combined with hardware interrupt 5 in an implementation-dependent manner. Interrupts were handled either through the general exception vector (offset 0x180) or the special interrupt vector (0x200), based on the value of  $Cause_{IV}$  Software was required to prioritize interrupts as a function of the  $Cause_{IV}$  bits in the interrupt handler prologue.

Release 2 of the Architecture adds an upward-compatible extension to the Release 1 interrupt architecture that supports vectored interrupts. In addition, Release 2 adds a new interrupt mode that supports the use of an external interrupt controller by changing the interrupt architecture.

Although a Non-Maskable Interrupt (NMI) includes "interrupt" in its name, it is more correctly described as an NMI exception because it does not affect, nor is it controlled by the processor interrupt system.

An interrupt is only taken when all of the following are true:

- A specific request for interrupt service is made, as a function of the interrupt mode, described below.
- The *IE* bit in the *Status* register is a one.
- The DM bit in the Debug register is a zero (for processors implementing EJTAG)
- The EXL and ERL bits in the Status register are both zero.

Logically, the request for interrupt service is ANDed with the *IE* bit of the *Status* register. The final interrupt request is then asserted only if both the *EXL* and *ERL* bits in the *Status* register are zero, and the *DM* bit in the *Debug* register is zero, corresponding to a non-exception, non-error, non-debug processing mode, respectively.

# 6.1.1 Interrupt Modes

An implementation of Release 1 of the Architecture only implements interrupt compatibility mode.

An implementation of Release 2 of the Architecture may implement up to three interrupt modes:

- Interrupt compatibility mode, which acts identically to that in an implementation of Release 1 of the Architecture. This mode is required.
- Vectored Interrupt (VI) mode, which adds the ability to prioritize and vector interrupts to a handler dedicated to that interrupt, and to assign a GPR shadow set for use during interrupt processing. This mode is optional and its presence is denoted by the VInt bit in the *Config3* register.
- External Interrupt Controller (EIC) mode, which redefines the way in which interrupts are handled to provide full support for an external interrupt controller handling prioritization and vectoring of interrupts. This mode is optional and its presence is denoted by the *VEIC* bit in the *Config3* register.

A compatible implementation of Release 2 of the Architecture must implement interrupt compatibility mode, and may optionally implement one or both vectored interrupt modes. Inclusion of the optional modes may be done selectively in the implementation of the processor, or they may always be implemented and be dynamically enabled based on coprocessor 0 control bits. The reset state of the processor is to interrupt compatibility mode such that an implementation of Release 2 of the Architecture is fully compatible with implementations of Release 1 of the Architecture.

Table 6.1 shows the current interrupt mode of the processor as a function of the coprocessor 0 register fields that can affect the mode.

Config3<sub>VEIC</sub> Config3<sub>VINT</sub> Status<sub>BEV</sub> Cause<sub>IV</sub> IntCtIvs **Interrupt Mode** 1 Compatibility  $\mathbf{X}$ Х Х 0 X Compatibility X X X =0 Compatibility X Х Х X ≠0 0 1 1 0 Vectored Interrupt 0 ≠0 External Interrupt Controller 1 X

**Table 6.1 Interrupt Modes** 

**Table 6.1 Interrupt Modes** 

Status <sub>BEV</sub>	Cause <sub>IV</sub>	IntCtl <sub>VS</sub>	Config3 <sub>VINT</sub>	Config3 <sub>VEIC</sub>	Interrupt Mode
0	1	≠0	0	0	Not Allowed - $\operatorname{IntCtl}_{VS}$ is zero if neither Vectored Interrupt nor External Interrupt Controller mode are implemented.
"x" denotes don't care		are			

### 6.1.1.1 Interrupt Compatibility Mode

This is the only interrupt mode for a Release 1 processor and the default interrupt mode for a Release 2 processor. This mode is entered when a Reset exception occurs. In this mode, interrupts are non-vectored and dispatched though exception vector offset 0x180 (if  $Cause_{IV} = 0$ ) or vector offset 0x200 (if  $Cause_{IV} = 1$ ). This mode is in effect if any of the following conditions are true:

- Cause<sub>IV</sub> = 0
- Status<sub>REV</sub> = 1
- $IntCtl_{VS} = 0$ , which would be the case if vectored interrupts are not implemented, or have been disabled.

The current interrupt requests are visible via the IP field in the Cause register on any read of the register (not just after an interrupt exception has occurred). Note that an interrupt request may be deasserted between the time the processor starts the interrupt exception and the time that the software interrupt handler runs. The software interrupt handler must be prepared to handle this condition by simply returning from the interrupt via ERET. A request for interrupt service is generated as shown in Table 6.2.

Table 6.2 Request for Interrupt Service in Interrupt Compatibility Mode

Interrupt Type	Interrupt Source	Interrupt Request Calculated From
Hardware Interrupt, Timer Interrupt, or Performance Counter Interrupt	HW5	Cause <sub>IP7</sub> and Status <sub>IM7</sub>
Hardware Interrupt	HW4	Cause <sub>IP6</sub> and Status <sub>IM6</sub>
	HW3	Cause <sub>IP5</sub> and Status <sub>IM5</sub>
	HW2	Cause <sub>IP4</sub> and Status <sub>IM4</sub>
	HW1	Cause <sub>IP3</sub> and Status <sub>IM3</sub>
	HW0	Cause <sub>IP2</sub> and Status <sub>IM2</sub>
Software Interrupt	SW1	Cause <sub>IP1</sub> and Status <sub>IM1</sub>
	SW0	Cause <sub>IP0</sub> and Status <sub>IM0</sub>

A typical software handler for interrupt compatibility mode might look as follows:

```
/*
 * Assumptions:
 * - Cause<sub>IV</sub> = 1 (if it were zero, the interrupt exception would have to
```

```
be isolated from the general exception vector before getting
                  here)
 * - GPRs k0 and k1 are available (no shadow register switches invoked in
                                 compatibility mode)
 * - The software priority is IP7..IP0 (HW5..HW0, SW1..SW0)
 * Location: Offset 0x200 from exception base
IVexception:
  andi k0, k0, M_CauseIM /* Keep only IP bits from Cause */
   and k0, k0, k1 \ \ /* and mask with IM bits */
   beq k0, zero, Dismiss /* no bits set - spurious interrupt */
   sll k0, k0, VS
                           /* Shift to emulate software IntCtl_{VS} */
  la k1, VectorBase addu k0, k0, k1 jr k0
                           /* Get base of 8 interrupt vectors */
                          /* Compute target from base and offset */
                           /* Jump to specific exception routine */
   nop
* Each interrupt processing routine processes a specific interrupt, analogous
* to those reached in VI or EIC interrupt mode. Since each processing routine
* is dedicated to a particular interrupt line, it has the context to know
* which line was asserted. Each processing routine may need to look further
 * to determine the actual source of the interrupt if multiple interrupt requests
 * are ORed together on a single IP line. Once that task is performed, the
 * interrupt may be processed in one of two ways:
 * - Completely at interrupt level (e.g., a simply UART interrupt). The
    SimpleInterrupt routine below is an example of this type.
 \mbox{\scriptsize \star} - By saving sufficient state and re-enabling other interrupts. In this
    case the software model determines which interrupts are disabled during
    the processing of this interrupt. Typically, this is either the single
   StatusIM bit that corresponds to the interrupt being processed, or some
   collection of other Status_{TM} bits so that "lower" priority interrupts are
    also disabled. The NestedInterrupt routine below is an example of this type.
SimpleInterrupt:
/*
* Process the device interrupt here and clear the interupt request
* at the device. In order to do this, some registers may need to be
* saved and restored. The coprocessor 0 state is such that an ERET
* will simply return to the interrupted code.
   eret
                           /* Return to interrupted code */
NestedException:
* Nested exceptions typically require saving the EPC and Status registers,
* any GPRs that may be modified by the nested exception routine, disabling
* the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
 * below cannot cover all nuances of this processing and is intended only
```

```
* to demonstrate the concepts.
*/
  /* Save GPRs here, and setup software context */
  mfc0 k0, C0_EPC /* Get restart address */
sw k0, EPCSave /* Save in memory */
mfc0 k0, C0_Status /* Get Status value */
sw k0, StatusSave /* Save in memory */
li k1, ~IMbitsToClear /* Get Im bits to clear for this interrupt */
                               /* this must include at least the IM bit */
                                   for the current interrupt, and may include */
                               /* others */
                                  /* Clear bits in copy of Status */
  and k0, k0, k1
         \verb"k0, zero, S_StatusEXL", (W_StatusKSU+W_StatusERL+W_StatusEXL)"
  ins
                                  /* Clear KSU, ERL, EXL bits in k0 */
  mtc0 k0, C0 Status
                                  /* Modify mask, switch to kernel mode, */
                                  /* re-enable interrupts */
   * Process interrupt here, including clearing device interrupt.
   * In some environments this may be done with a thread running in
   * kernel or user mode. Such an environment is well beyond the scope of
   * this example.
   */
* To complete interrupt processing, the saved values must be restored
* and the original interrupted code restarted.
* /
  di
                              /* Disable interrupts - may not be required */
  /* Restore GPRs and software state */
  eret
                         /* Dismiss the interrupt */
```

### 6.1.1.2 Vectored Interrupt Mode

Vectored Interrupt mode builds on the interrupt compatibility mode by adding a priority encoder to prioritize pending interrupts and to generate a vector with which each interrupt can be directed to a dedicated handler routine. This mode also allows each interrupt to be mapped to a GPR shadow set for use by the interrupt handler. Vectored Interrupt mode is in effect if all of the following conditions are true:

- $Config3_{VInt} = 1$
- $Config3_{VEIC} = 0$
- $IntCt_{IVS} \neq 0$
- Cause<sub>IV</sub> = 1
- Status<sub>RFV</sub> = 0

In VI interrupt mode, the six hardware interrupts are interpreted as individual hardware interrupt requests. The timer and performance counter interrupts are combined in an implementation-dependent way with the hardware interrupts (with the interrupt with which they are combined indicated by  $IntCtl_{IPTI}$  and  $IntCtl_{IPPCI}$ , respectively) to provide the appropriate relative priority of these interrupts with that of the hardware interrupts. The processor interrupt logic ANDs each of the  $Cause_{IP}$  bits with the corresponding  $Status_{IM}$  bits. If any of these values is 1, and if interrupts are enabled ( $Status_{IE} = 1$ ,  $Status_{EXL} = 0$ , and  $Status_{ERL} = 0$ ), an interrupt is signaled and a priority encoder scans the values in the order shown in Table 6.3.


**Table 6.3 Relative Interrupt Priority for Vectored Interrupt Mode** 

Relative Priority	Interrupt Type	Interrupt Source	Interrupt Request Calculated From	Vector Number Generated by Priority Encoder
Highest Priority	Hardware	HW5	Cause <sub>IP7</sub> and Status <sub>IM7</sub>	7
		HW4	Cause <sub>IP6</sub> and Status <sub>IM6</sub>	6
		HW3	Cause <sub>IP5</sub> and Status <sub>IM5</sub>	5
		HW2	Cause <sub>IP4</sub> and Status <sub>IM4</sub>	4
		HW1	Cause <sub>IP3</sub> and Status <sub>IM3</sub>	3
		HW0	Cause <sub>IP2</sub> and Status <sub>IM2</sub>	2
	Software	SW1	Cause <sub>IP1</sub> and Status <sub>IM1</sub>	1
Lowest Priority		SW0	Cause <sub>IP0</sub> and Status <sub>IM0</sub>	0

The priority order places a relative priority on each hardware interrupt and places the software interrupts at a priority lower than all hardware interrupts. When the priority encoder finds the highest priority pending interrupt, it outputs an encoded vector number that is used in the calculation of the handler for that interrupt, as described below. This is shown pictorially in Figure 6.1.

Figure 6.1 Interrupt Generation for Vectored Interrupt Mode

Latch Mask Encode



Note that an interrupt request may be deasserted between the time the processor detects the interrupt request and the time that the software interrupt handler runs. The software interrupt handler must be prepared to handle this condition by simply returning from the interrupt via ERET.

A typical software handler for vectored interrupt mode bypasses the entire sequence of code following the IVexception label shown for the compatibility mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, a vectored interrupt handler may take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the SimpleInterrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. Such a routine might look as follows:

```
k0, StatusSave /* Save in memory */
  SW
  mfc0 k0, C0_SRSCtl
                             /* Save SRSCtl if changing shadow sets */
         k0, SRSCtlSave
         k1, ~IMbitsToClear /* Get Im bits to clear for this interrupt */
                               /* this must include at least the IM bit */
                               /*
                                  for the current interrupt, and may include */
                                   others */
  and
         k0, k0, k1
                                   /* Clear bits in copy of Status */
  /* If switching shadow sets, write new value to SRSCtlpss here */
         k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                                  /* Clear KSU, ERL, EXL bits in k0 */
  mtc0 k0, C0_Status
                                  /* Modify mask, switch to kernel mode, */
                                  /* re-enable interrupts */
   * If switching shadow sets, clear only KSU above, write target
   * address to EPC, and do execute an eret to clear EXL, switch
   * shadow sets, and jump to routine
   */
  /* Process interrupt here, including clearing device interrupt */
\star To complete interrupt processing, the saved values must be restored
* and the original interrupted code restarted.
*/
  di
                              /* Disable interrupts - may not be required */
  lw k0, StatusSave /* Get saved Status (including EXL set) */
lw k1, EPCSave /* and EPC */
mtc0 k0, C0_Status /* Restore the original value */
lw k0, SRSCtlSave /* Get saved SRSCtl */
        k1, C0_EPC
                              /* and EPC */
  mtc0
        k0, C0_SRSCtl
                              /* Restore shadow sets */
  mtc0
  ehb
                               /* Clear hazard */
  eret
                               /* Dismiss the interrupt */
```

#### 6.1.1.3 External Interrupt Controller Mode

External Interrupt Controller Mode redefines the way that the processor interrupt logic is configured to provide support for an external interrupt controller. The interrupt controller is responsible for prioritizing all interrupts, including hardware, software, timer, and performance counter interrupts, and directly supplying to the processor the vector number (and optionally the priority level) of the highest priority interrupt. EIC interrupt mode is in effect if all of the following conditions are true:

- $Config3_{VEIC} = 1$
- $IntCtl_{VS} \neq 0$
- Cause<sub>IV</sub> = 1
- Status<sub>BEV</sub> = 0

In EIC interrupt mode, the processor sends the state of the software interrupt requests ( $Cause_{IP1...IP0}$ ), the timer interrupt request ( $Cause_{IP1...IP0}$ ), and the performance counter interrupt request ( $Cause_{PCI}$ ) to the external interrupt controller, where it prioritizes these interrupts in a system-dependent way with other hardware interrupts. The interrupt control-

#### Interrupts and Exceptions

ler can be a hard-wired logic block, or it can be configurable based on control and status registers. This allows the interrupt controller to be more specific or more general as a function of the system environment and needs.

The external interrupt controller prioritizes its interrupt requests and produces the priority level and the vector number of the highest priority interrupt to be serviced. The priority level, called the Requested Interrupt Priority Level (RIPL), is a 6-bit encoded value in the range 0..63, inclusive. A value of 0 indicates that no interrupt requests are pending. The values 1..63 represent the lowest (1) to highest (63) RIPL for the interrupt to be serviced. The interrupt controller passes this value on the 6 hardware interrupt lines, which are treated as an encoded value in EIC interrupt mode. There are several implementation options available for the vector offset:

- 1. The first option is to treat the RIPL value as the vector number for the processor.
- 2. The second option is to send a separate vector number along with the RIPL to the processor.
- 3. A third option is to send an entire vector offset along with the RIPL to the processor.

Status<sub>IPL</sub> (which overlays  $Status_{IM7..IM2}$ ) is interpreted as the Interrupt Priority Level (IPL) at which the processor is currently operating (with a value of zero indicating that no interrupt is currently being serviced). When the interrupt controller requests service for an interrupt, the processor compares RIPL with  $Status_{IPL}$  to determine if the requested interrupt has higher priority than the current IPL. If RIPL is strictly greater than  $Status_{IPL}$ , and interrupts are enabled ( $Status_{IE} = 1$ ,  $Status_{EXL} = 0$ , and  $Status_{ERL} = 0$ ) an interrupt request is signaled to the pipeline. When the processor starts the interrupt exception, it loads RIPL into  $Cause_{RIPL}$  (which overlays  $Cause_{IP7..IP2}$ ) and signals the external interrupt controller to notify it that the request is being serviced. Because  $Cause_{RIPL}$  is only loaded by the processor when an interrupt exception is signaled, it is available to software during interrupt processing. The vector number that the EIC passes into the core is combined with the  $IntCtl_{VS}$  to determine where the interrupt service routines is located. The vector number is not stored in any software visible register. Some implementations may choose to use the RIPL as the vector number, but this is not a requirement.

In EIC interrupt mode, the external interrupt controller is also responsible for supplying the GPR shadow set number to use when servicing the interrupt. As such, the *SRSMap* register is not used in this mode, and the mapping of the vectored interrupt to a GPR shadow set is done by programming (or designing) the interrupt controller to provide the correct GPR shadow set number when an interrupt is requested. When the processor loads an interrupt request into *Cause<sub>RIPL</sub>*, it also loads the GPR shadow set number into *SRSCtl<sub>EICSS</sub>*, which is copied to *SRSCtl<sub>CSS</sub>* when the interrupt is serviced.

The operation of EIC interrupt mode is shown pictorially in Figure 6.2.




Figure 6.2 Interrupt Generation for External Interrupt Controller Interrupt Mode

A typical software handler for EIC interrupt mode bypasses the entire sequence of code following the IVexception label shown for the compatibility mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, an EIC interrupt handler may take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the SimpleInterrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. It also need only copy  $Cause_{RIPL}$  to  $Status_{IPL}$  to prevent lower priority interrupts from interrupting the handler. Such a routine might look as follows:

```
NestedException:
 * Nested exceptions typically require saving the EPC, Status, and SRSCtl registers,
 * setting up the appropriate GPR shadow set for the routine, disabling
 * the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
 * below cannot cover all nuances of this processing and is intended only
 * to demonstrate the concepts.
 */
   /* Use the current GPR shadow set, and setup software context */
         k1, C0 Cause /* Read Cause to get RIPL value */
   mfc0
         k0, C0 EPC
                             /* Get restart address */
          k1, k1, S_CauseRIPL /* Right justify RIPL field */
   srl
                         /* Save in memory */
         k0, EPCSave
         k0, C0 Status
                             /* Get Status value */
   mfc0
```

```
/* Save in memory */
       k0, StatusSave
SW
       k0, k1, S_StatusIPL, 6 /* Set IPL to RIPL in copy of Status */
ins
mfc0
       k1, C0 SRSCtl
                           /* Save SRSCtl if changing shadow sets */
       k1, SRSCtlSave
/* If switching shadow sets, write new value to SRSCtl<sub>PSS</sub> here */
ins
       k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                               /* Clear KSU, ERL, EXL bits in k0 */
                               /* Modify IPL, switch to kernel mode, */
mtc0
       k0, C0 Status
                               /* re-enable interrupts */
 * If switching shadow sets, clear only KSU above, write target
 * address to EPC, and do execute an eret to clear EXL, switch
 * shadow sets, and jump to routine
 */
/* Process interrupt here, including clearing device interrupt */
The interrupt completion code is identical to that shown for VI mode above.
```

# 6.1.2 Generation of Exception Vector Offsets for Vectored Interrupts

For vectored interrupts (in either VI or EIC interrupt mode - options 1 & 2), a vector number is produced by the interrupt control logic. This number is combined with  $IntCtl_{VS}$  to create the interrupt offset, which is added to 0x200 to create the exception vector offset. For VI interrupt mode, the vector number is in the range 0..7, inclusive. For EIC interrupt mode, the vector number is in the range 1..63, inclusive (0 being the encoding for "no interrupt"). The  $IntCtl_{VS}$  field specifies the spacing between vector locations. If this value is zero (the default reset state), the vector spacing is zero and the processor reverts to Interrupt Compatibility Mode. A non-zero value enables vectored interrupts, and Table 6.4 shows the exception vector offset for a representative subset of the vector numbers and values of the  $IntCtl_{VS}$  field.

	Value of IntCtl <sub>VS</sub> Field						
Vector Number	0b00001	0b00010	0b00100	0b01000	0b10000		
0	0x0200	0x0200	0x0200	0x0200	0x0200		
1	0x0220	0x0240	0x0280	0x0300	0x0400		
2	0x0240	0x0280	0x0300	0x0400	0x0600		
3	0x0260	0x02C0	0x0380	0x0500	0x0800		
4	0x0280	0x0300	0x0400	0x0600	0x0A00		
5	0x02A0	0x0340	0x0480	0x0700	0x0C00		
6	0x02C0	0x0380	0x0500	0x0800	0x0E00		
7	0x02E0	0x03C0	0x0580	0x0900	0x1000		
		•					
		•					
61	0x09A0	0x1140	0x2080	0x3F00	0x7C00		
62	0x09C0	0x1180	0x2100	0x4000	0x7E00		
63	0x09E0	0x11C0	0x2180	0x4100	0x8000		

**Table 6.4 Exception Vector Offsets for Vectored Interrupts** 

The general equation for the exception vector offset for a vectored interrupt is:

```
vectorOffset \leftarrow 0x200 + (vectorNumber \times (IntCtl<sub>VS</sub> \parallel 0b00000))
```

### 6.1.2.1 Software Hazards and the Interrupt System

Software writes to certain coprocessor 0 register fields may change the conditions under which an interrupt is taken. This creates a coprocessor 0 (CP0) hazard, as described in the chapter "CP0 Hazards" on page 107. In Release 1 of the Architecture, there was no architecturally-defined method for bounding the number of instructions which would be executed after the instruction which caused the interrupt state change and before the change to the interrupt state was seen. In Release 2 of the Architecture, the EHB instruction was added, and this instruction can be used by software to clear the hazard.

Table 6.5 lists the CP0 register fields which can cause a change to the interrupt state (either enabling interrupts which were previously disabled or disabling interrupts which were previously enabled).

Instruction(s)	CP0 Register Written	CP0 Register Field(s) Modified
MTC0	Status	IM, IPL, ERL, EXL, IE
EI, DI	Status	IE
MTC0	Cause	IP <sub>10</sub>
MTC0	PerfCnt Control	IE
MTC0	PerfCnt Counter	Event Count

Table 6.5 Interrupt State Changes Made Visible by EHB

An EHB, executed after one of these fields is modified by the listed instruction, makes the change to the interrupt state visible no later than the instruction following the EHB.

In the following example, a change to the Cause<sub>IM</sub> field is made visible by an EHB:

Similarly, the effects of an DI instruction are made visible by an EHB:

# 6.2 Exceptions

Normal execution of instructions may be interrupted when an exception occurs. Such events can be generated as a by-product of instruction execution (e.g., an integer overflow caused by an add instruction or a TLB miss caused by a load instruction), or by an event not directly related to instruction execution (e.g., an external interrupt). When an exception occurs, the processor stops processing instructions, saves sufficient state to resume the interrupted instruction stream, enters Kernel Mode, and starts a software exception handler. The saved state and the address of the software exception handler are a function of both the type of exception, and the current state of the processor.

# **6.2.1 Exception Priority**

Table 6.6 lists all possible exceptions, and the relative priority of each, highest to lowest.

**Table 6.6 Priority of Exceptions** 

Exception	Description	Туре	
Reset	The Cold Reset signal was asserted to the processor	Asynchronous	
Soft Reset	The Reset signal was asserted to the processor	Reset	
Debug Single Step	An EJTAG Single Step occurred. Prioritized above other exceptions, including asynchronous exceptions, so that one can single-step into interrupt (or other asynchronous) handlers.	Synchronous Debug	
Debug Interrupt	An EJTAG interrupt (EjtagBrk or DINT) was asserted.	Asynchronous	
Imprecise Debug Data Break	An imprecise EJTAG data break condition was asserted.	Debug	
Nonmaskable Interrupt (NMI)	The NMI signal was asserted to the processor.	Asynchronous	
Machine Check	An internal inconsistency was detected by the processor.		
Interrupt	An enabled interrupt occurred.		
Deferred Watch	A watch exception, deferred because <i>EXL</i> was one when the exception was detected, was asserted after <i>EXL</i> went to zero.		
Debug Instruction Break	An EJTAG instruction break condition was asserted. Prioritized above instruction fetch exceptions to allow break on illegal instruction addresses.	Synchronous Debug	
Watch - Instruction fetch	A watch address match was detected on an instruction fetch. Prioritized above instruction fetch exceptions to allow watch on illegal instruction addresses.	Synchronous	
Address Error - Instruction fetch	A non-word-aligned address was loaded into PC.		
TLB Refill - Instruction fetch	A TLB miss occurred on an instruction fetch.		
TLB Invalid - Instruction fetch	The valid bit was zero in the TLB entry mapping the address referenced by an instruction fetch.		
TLB Execute-Inhibit	An instruction fetch matched a valid TLB entry which had the XI bit set.		
Cache Error - Instruction fetch	A cache error occurred on an instruction fetch.		
Bus Error - Instruction fetch	A bus error occurred on an instruction fetch.		
SDBBP	An EJTAG SDBBP instruction was executed.	Synchronous Debug	
Instruction Validity Exceptions	An instruction could not be completed because it was not allowed access to the required resources, or was illegal: Coprocessor Unusable, Reserved Instruction. If both exceptions occur on the same instruction, the Coprocessor Unusable Exception takes priority over the Reserved Instruction Exception.	Synchronous	
Execution Exception	An instruction-based exception occurred: Integer overflow, trap, system call, breakpoint, floating point, coprocessor 2 exception.		
Precise Debug Data Break	A precise EJTAG data break on load/store (address match only) or a data break on store (address+data match) condition was asserted. Prioritized above data fetch exceptions to allow break on illegal data addresses.	Synchronous Debug	

#### **Interrupts and Exceptions**

Addresses for all other exceptions are a combination of a vector offset and a vector base address. In Release 1 of the architecture, the vector base address was fixed. In Release 2 of the architecture (and subsequent releases), software is allowed to specify the vector base address via the *EBase* register for exceptions that occur when *Status*<sub>BEV</sub> equals 0. Table 6.8 gives the vector base address as a function of the exception and whether the *BEV* bit is set in the *Status* register. Table 6.9 gives the offsets from the vector base address as a function of the exception. Note that the *IV* bit in the *Cause* register causes Interrupts to use a dedicated exception vector offset, rather than the general exception vector. For implementations of Release 2 of the Architecture (and subsequent releases), Table 6.4 gives the offset from the base address in the case where *Status*<sub>BEV</sub> = 0 and *Cause*<sub>IV</sub> = 1. For implementations of Release 1 of the architecture in which *Cause*<sub>IV</sub> = 1, the vector offset is as if *IntCtl*<sub>VS</sub> were 0.

Table 6.10 combines these two tables into one that contains all possible vector addresses as a function of the state that can affect the vector selection. To avoid complexity in the table, the vector address value assumes that the *EBase* register, as implemented in Release 2 devices, is not changed from its reset state and that  $IntCtl_{VS}$  is 0.

In Release 2 of the Architecture (and subsequent releases), software must guarantee that  $EBase_{15..12}$  contains zeros in all bit positions less than or equal to the most significant bit in the vector offset. This situation can only occur when a vector offset greater than 0xFFF is generated when an interrupt occurs with VI or EIC interrupt mode enabled. The operation of the processor is **UNDEFINED** if this condition is not met.

**Table 6.8 Exception Vector Base Addresses** 

	Statu	JS <sub>BEV</sub>		
Exception	0	1		
Reset, Soft Reset, NMI	0xBFC	0.0000		
EJTAG Debug (with ProbTrap = 0 in the EJTAG_Control_register)	0xBFC	0.0480		
EJTAG Debug (with ProbTrap = 1 in the EJTAG_Control_register)	0xFF20.0200			
Cache Error	For Release 1 of the architecture:  0xA000.0000  For Release 2 of the architecture:  EBase <sub>3130</sub>    1    EBase <sub>2812</sub>     0x000  Note that EBase <sub>3130</sub> have the fixed value 0b10	0xBFC0.0200		
Other	For Release 1 of the architecture:  0x8000.0000  For Release 2 of the architecture:  EBase <sub>3112</sub>    0x000  Note that EBase <sub>3130</sub> have the fixed value 0b10	0xBFC0.0200		

Table 6.9 Exception Vector Offsets

Exception	Vector Offset
TLB Refill, <i>EXL</i> = 0	0x000

**Table 6.9 Exception Vector Offsets** 

Exception	Vector Offset
Cache error	0x100
General Exception	0x180
Interrupt, $Cause_{IV} = 1$	$0 \times 200$ (In Release 2 implementations, this is the base of the vectored interrupt table when $Status_{BEV} = 0$ )
Reset, Soft Reset, NMI	None (Uses Reset Base Address)

**Table 6.10 Exception Vectors** 

					Vector
Exception	Status <sub>BEV</sub>	Status <sub>EXL</sub>	Cause <sub>IV</sub>	EJTAG ProbTrap	For Release 2 Implementations, assumes that EBase retains its reset state and that IntCtI <sub>VS</sub> = 0
Reset, Soft Reset, NMI	X	Х	X	Х	0xBFC0.0000
EJTAG Debug	X	X	X	0	0xBFC0.0480
EJTAG Debug	X	Х	X	1	0xFF20.0200
TLB Refill	0	0	X	Х	0x8000.0000
TLB Refill	0	1	X	Х	0x8000.0180
TLB Refill	1	0	X	X	0xBFC0.0200
TLB Refill	1	1	X	X	0xBFC0.0380
Cache Error	0	Х	X	X	0xA000.0100
Cache Error	1	Х	X	X	0xBFC0.0300
Interrupt	0	0	0	X	0x8000.0180
Interrupt	0	0	1	X	0x8000.0200
Interrupt	1	0	0	X	0xBFC0.0380
Interrupt	1	0	1	X	0xBFC0.0400
All others	0	X	X	Х	0x8000.0180
All others	1	X	X	X	0xBFC0.0380

# 6.2.3 General Exception Processing

With the exception of Reset, Soft Reset, NMI, cache error, and EJTAG Debug exceptions, which have their own special processing as described below, exceptions have the same basic processing flow:

• If the *EXL* bit in the *Status* register is zero, the *EPC* register is loaded with the PC at which execution will be restarted and the *BD* bit is set appropriately in the *Cause* register (see Table 9.39 on page 186). The value loaded into the *EPC* register is dependent on whether the processor implements the MIPS16 ASE, and whether the instruction is in the delay slot of a branch or jump which has delay slots. Table 6.11 shows the value stored in each of the CP0 PC registers, including *EPC*. For implementations of Release 2 of the Architecture if *Status*<sub>BEV</sub> =

0, the CSS field in the SRSCtl register is copied to the PSS field, and the CSS value is loaded from the appropriate source.

If the EXL bit in the Status register is set, the EPC register is not loaded and the BD bit is not changed in the Cause register. For implementations of Release 2 of the Architecture, the SRSCtl register is not changed.

MIPS16 Implemented?	In Branch/Jump Delay Slot?	Value stored in EPC/ErrorEPC/DEPC
No	No	Address of the instruction
No	Yes	Address of the branch or jump instruction (PC-4)
Yes	No	Upper 31 bits of the address of the instruction, combined with the <i>ISA Mode</i> bit
Yes	Yes	Upper 31 bits of the branch or jump instruction (PC-2 in the MIPS16 ISA Mode and PC-4 in the 32-bit ISA Mode), combined with the <i>ISA Mode</i> bit

- The CE, and ExcCode fields of the Cause registers are loaded with the values appropriate to the exception. The CE field is loaded, but not defined, for any exception type other than a coprocessor unusable exception.
- The EXL bit is set in the Status register.
- The processor is started at the exception vector.

The value loaded into *EPC* represents the restart address for the exception and need not be modified by exception handler software in the normal case. Software need not look at the *BD* bit in the *Cause* register unless it wishes to identify the address of the instruction that actually caused the exception.

Note that individual exception types may load additional information into other registers. This is noted in the description of each exception type below.

#### **Operation:**

```
/* If Status _{\mathrm{EXL}} is 1, all exceptions go through the general exception vector */
/* and neither EPC nor Cause nor SRSCtl are modified */
if Status_{EXI} = 1 then
   vectorOffset \leftarrow 0x180
else
   if InstructionInBranchDelaySlot then
       EPC ← restartPC/* PC of branch/jump */
       Cause_{BD} \leftarrow 1
   else
                                          /* PC of instruction */
       EPC ← restartPC
       Cause_{RD} \leftarrow 0
   endif
   /* Compute vector offsets as a function of the type of exception */
   \mbox{NewShadowSet} \leftarrow \mbox{SRSCtl}_{\mbox{ESS}} \qquad \mbox{/* Assume exception, Release 2 only */}
   if ExceptionType = TLBRefill then
       vectorOffset \leftarrow 0x000
   elseif (ExceptionType = Interrupt) then
```

```
if (Cause_{IV} = 0) then
             vectorOffset \leftarrow 0x180
         else
             if (Status_{BEV} = 1) or (IntCtl_{VS} = 0) then
                  vectorOffset \leftarrow 0x200
             else
                  if Config3_{VEIC} = 1 then
                      if (EIC_option1)
                          \texttt{VecNum} \leftarrow \texttt{Cause}_{\texttt{RIPL}}
                      elseif (EIC_option2)
                          VecNum ← EIC_VecNum_Signal
                      endif
                      NewShadowSet \leftarrow SRSCtl_{EICSS}
                  else
                      VecNum ← VIntPriorityEncoder()
                      \texttt{NewShadowSet} \leftarrow \texttt{SRSMap}_{\texttt{IPL}} \times_{\texttt{4+3..IPL}} \times_{\texttt{4}}
                  endif
                  if (EIC_option3)
                      \texttt{vectorOffset} \leftarrow \texttt{EIC\_VectorOffset\_Signal}
                      \texttt{vectorOffset} \leftarrow \texttt{0x200} + (\texttt{VecNum} \times (\texttt{IntCtl}_{\texttt{VS}} \parallel \texttt{0b00000}))
                  endif
             endif /* if (Status<sub>BEV</sub> = 1) or (IntCtl<sub>VS</sub> = 0) then */
         endif /* if (Cause<sub>IV</sub> = 0) then */
    endif /* elseif (ExceptionType = Interrupt) then */
    /* Update the shadow set information for an implementation of */
    /* Release 2 of the architecture */
    if (ArchitectureRevision \geq 2) and (SRSCtl_{\rm HSS} > 0) and (Status_{\rm BEV} = 0) then
         SRSCtl_{PSS} \leftarrow SRSCtl_{CSS}
         SRSCtl_{CSS} \leftarrow NewShadowSet
endif /* if Status_{EXI} = 1 then */
Cause_{CE} \leftarrow FaultingCoprocessorNumber
Cause_{ExcCode} \leftarrow ExceptionType
Status_{EXL} \leftarrow 1
/* Calculate the vector base address */
if Status_{BEV} = 1 then
    vectorBase \leftarrow 0xBFC0.0200
else
    if ArchitectureRevision \geq 2 then
        /\star The fixed value of {\tt EBase}_{{\tt 31..30}} forces the base to be in kseg0 or kseg1 \star/
        vectorBase \leftarrow EBase<sub>31..12</sub> \parallel 0x000
    else
        vectorBase \leftarrow 0x8000.0000
    endif
endif
/* Exception PC is the sum of vectorBase and vectorOffset. Vector */
/* offsets > 0xFFF (vectored or EIC interrupts only), require */
/* that {\tt EBase}_{15...12} have zeros in each bit position less than or */
/st equal to the most significant bit position of the vector offset st/
PC \leftarrow vectorBase_{31...30} \parallel (vectorBase_{29...0} + vectorOffset_{29...0})
                                    /* No carry between bits 29 and 30 */
```

# 6.2.4 EJTAG Debug Exception

An EJTAG Debug Exception occurs when one of a number of EJTAG-related conditions is met. Refer to the EJTAG Specification for details of this exception.

#### **Entry Vector Used**

0xBFC0 0480 if the ProbTrap bit is zero in the  $EJTAG\_Control\_register$ ; 0xFF20 0200 if the ProbTrap bit is one

# 6.2.5 Reset Exception

A Reset Exception occurs when the Cold Reset signal is asserted to the processor. This exception is not maskable. When a Reset Exception occurs, the processor performs a full reset initialization, including aborting state machines, establishing critical state, and generally placing the processor in a state in which it can execute instructions from uncached, unmapped address space. On a Reset Exception, only the following registers have defined state:

- The Random register is initialized to the number of TLB entries 1.
- The Wired register is initialized to zero.
- The Config, Config1, Config2, and Config3 registers are initialized with their boot state.
- The RP, BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- Watch register enables and Performance Counter register interrupt enables are cleared.
- The *ErrorEPC* register is loaded with the restart PC, as described in Table 6.11. Note that this value may or may not be predictable if the Reset Exception was taken as the result of power being applied to the processor because PC may not have a valid value in that case. In some implementations, the value loaded into *ErrorEPC* register may not be predictable on either a Reset or Soft Reset Exception.
- PC is loaded with 0xBFC0 0000.

#### Cause Register ExcCode Value

None

#### **Additional State Saved**

None

#### **Entry Vector Used**

Reset (0xBFC0 0000)

#### **Operation**

```
Status_{SR} \leftarrow 0
Status_{NMT} \leftarrow 0
Status<sub>ERL</sub> ← 1
\texttt{IntCtl}_{\texttt{VS}} \; \leftarrow \; \texttt{0}
SRSCtl_{HSS} \leftarrow HighestImplementedShadowSet
SRSCtl_{ESS} \leftarrow 0
SRSCtl_{PSS} \leftarrow 0
SRSCtl_{CSS} \leftarrow 0
SRSMap ← 0
Cause_{DC} \leftarrow 0
EBase_{ExceptionBase} \leftarrow 0
Config \leftarrow ConfigurationState
Config_{K0} \leftarrow 2
                                           # Suggested - see Config register description
\texttt{Config1} \leftarrow \texttt{ConfigurationState}
Config2 ← ConfigurationState
Config3 ← ConfigurationState
WatchLo[n]_I \leftarrow 0
                                           # For all implemented Watch registers
WatchLo[n]_R \leftarrow 0
                                           # For all implemented Watch registers
\texttt{WatchLo[n]}_{\, \texttt{W}} \, \leftarrow \, \, \texttt{0}
                                           # For all implemented Watch registers
\texttt{PerfCnt.Control[n]}_{\texttt{IE}} \leftarrow \texttt{0}
                                          # For all implemented PerfCnt registers
if InstructionInBranchDelaySlot then
    ErrorEPC ← restartPC # PC of branch/jump
    ErrorEPC ← restartPC # PC of instruction
endif
PC ← 0xBFC0 0000
```

# 6.2.6 Soft Reset Exception

A Soft Reset Exception occurs when the Reset signal is asserted to the processor. This exception is not maskable. When a Soft Reset Exception occurs, the processor performs a subset of the full reset initialization. Although a Soft Reset Exception does not unnecessarily change the state of the processor, it may be forced to do so in order to place the processor in a state in which it can execute instructions from uncached, unmapped address space. Since bus, cache, or other operations may be interrupted, portions of the cache, memory, or other processor state may be inconsistent.

The primary difference between the Reset and Soft Reset Exceptions is in actual use. The Reset Exception is typically used to initialize the processor on power-up, while the Soft Reset Exception is typically used to recover from a non-responsive (hung) processor. The semantic difference is provided to allow boot software to save critical coprocessor 0 or other register state to assist in debugging the potential problem. As such, the processor may reset the same state when either reset signal is asserted, but the interpretation of any state saved by software may be very different.

In addition to any hardware initialization required, the following state is established on a Soft Reset Exception:

- The RP, BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- Watch register enables and Performance Counter register interrupt enables are cleared.
- The *ErrorEPC* register is loaded with the restart PC, as described in Table 6.11.
- PC is loaded with 0xBFC0 0000.

#### Cause Register ExcCode Value

None

#### Additional State Saved

None

### **Entry Vector Used**

Reset (0xBFC0 0000)

#### Operation

```
# 1KB page support implemented
PageMask_{MaskX} \leftarrow 0
                                            # 1KB page support implemented
PageGrain_{ESP} \leftarrow 0
EntryHi_{VPN2X} \leftarrow 0
                                             # 1KB page support implemented
Config_{K0} \leftarrow 2
                                              # Suggested - see Config register description
\texttt{Status}_{\texttt{RP}} \; \leftarrow \; \texttt{0}
\texttt{Status}_{\texttt{BEV}} \, \leftarrow \, \texttt{1}
\texttt{Status}_{\texttt{TS}} \; \leftarrow \; \texttt{0}
\mathsf{Status}_{\mathsf{SR}} \, \leftarrow \, \mathsf{1}
Status_{NMI} \leftarrow 0
\texttt{Status}_{\texttt{ERL}} \, \leftarrow \, \mathbf{1}
\texttt{WatchLo[n]}_{\texttt{I}} \leftarrow \texttt{0}
                                            # For all implemented Watch registers
WatchLo[n]_R \leftarrow 0
                                            # For all implemented Watch registers
if InstructionInBranchDelaySlot then
     \texttt{ErrorEPC} \leftarrow \texttt{restartPC} \ \# \ \texttt{PC} \ \texttt{of} \ \texttt{branch/jump}
else
    ErrorEPC ← restartPC # PC of instruction
endif
PC ← 0xBFC0 0000
```

# 6.2.7 Non Maskable Interrupt (NMI) Exception

A non maskable interrupt exception occurs when the NMI signal is asserted to the processor.

Although described as an interrupt, it is more correctly described as an exception because it is not maskable. An NMI occurs only at instruction boundaries, so does not do any reset or other hardware initialization. The state of the cache, memory, and other processor state is consistent and all registers are preserved, with the following exceptions:

- The BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- The *ErrorEPC* register is loaded with restart PC, as described in Table 6.11.
- PC is loaded with 0xBFC0 0000.

#### Cause Register ExcCode Value

None

#### Additional State Saved

None

#### **Entry Vector Used**

Reset (0xBFC0 0000)

#### **Operation**

```
\begin{array}{l} {\rm Status_{BEV}} \leftarrow 1 \\ {\rm Status_{TS}} \leftarrow 0 \\ {\rm Status_{SR}} \leftarrow 0 \\ {\rm Status_{NMI}} \leftarrow 1 \\ {\rm Status_{ERL}} \leftarrow 1 \\ {\rm if \ InstructionInBranchDelaySlot \ then} \\ {\rm \ ErrorEPC} \leftarrow {\rm \ restartPC} \ \# \ PC \ of \ branch/jump \\ {\rm else} \\ {\rm \ ErrorEPC} \leftarrow {\rm \ restartPC} \ \# \ PC \ of \ instruction \\ {\rm endif} \\ {\rm PC} \leftarrow 0{\rm xBFCO} \ 0000 \end{array}
```

# 6.2.8 Machine Check Exception

A machine check exception occurs when the processor detects an internal inconsistency.

The following conditions cause a machine check exception:

Detection of multiple matching entries in the TLB in a TLB-based MMU. If the Hardware Page Table Walker
feature is implemented and the Directory-level Huge page feature is supported and the Dual Page method is also
supported, and if the first accessed PTE entry has PTEVId bit set and the second accessed PTE entry has PTEVId
bit clear.

#### Cause Register ExcCode Value

MCheck (See Table 9.40 on page 189)

#### Additional State Saved

Depends on the condition that caused the exception. See the descriptions above.

If there are multiple causes for the machine check exception, then the *PageGrain*<sub>MCCause</sub> register field is used to distinguish which condition caused the exception.

#### **Entry Vector Used**

General exception vector (offset 0x180)

### 6.2.9 Address Error Exception

An address error exception occurs under the following circumstances:

- An instruction is fetched from an address that is not aligned on a word boundary.
- A load or store word instruction is executed in which the address is not aligned on a word boundary.
- A load or store halfword instruction is executed in which the address is not aligned on a halfword boundary.
- A reference is made to a kernel address space from User Mode or Supervisor Mode.
- A reference is made to a supervisor address space from User Mode.

Note that in the case of an instruction fetch that is not aligned on a word boundary, the PC is updated before the condition is detected. Therefore, both *EPC* and *BadVAddr* point at the unaligned instruction address.

#### **Interrupts and Exceptions**

#### Cause Register ExcCode Value

AdEL: Reference was a load or an instruction fetch

AdES: Reference was a store See Table 9.40 on page 189.

#### **Additional State Saved**

Register State	Value
BadVAddr	failing address
Context <sub>VPN2</sub>	UNPREDICTABLE
EntryHi <sub>VPN2</sub>	UNPREDICTABLE
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

# **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.10 TLB Refill Exception

A TLB Refill exception occurs in a TLB-based MMU when no TLB entry matches a reference to a mapped address space and the *EXL* bit is zero in the *Status* register. Note that this is distinct from the case in which an entry matches but has the valid bit off, in which case a TLB Invalid exception occurs.

#### Cause Register ExcCode Value

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store See Table 9.40 on page 189.

# **Additional State Saved**

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.  If Config3 <sub>CTXTC</sub> bit is clear, then the BadVPN2 field contains VA <sub>31,13</sub> of the failing address
EntryHi	The <i>VPN2</i> field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

#### **Entry Vector Used**

- TLB Refill vector (offset 0x000) if  $Status_{EXL} = 0$  at the time of exception.
- General exception vector (offset 0x180) if  $Status_{EXL} = 1$  at the time of exception

# 6.2.11 Execute-Inhibit Exception

An Execute-Inhibit exception occurs when the virtual address of an instruction fetch matches a TLB entry whose XI bit is set. This exception type can only occur if the XI bit is implemented within the TLB and is enabled, this is denoted by the PageGrain<sub>XIE</sub> bit.

#### Cause Register ExcCode Value

if  $PageGrain_{IEC} == 0$  TLBL

if  $PageGrain_{IEC} == 1 TLBXI$ 

See Table 9.40 on page 189.

#### **Additional State Saved**

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.  If Config3 <sub>CTXTC</sub> bit is clear, then the BadVPN2 field con-
	tains VA <sub>3113</sub> of the failing address
EntryHi	The VPN2 field contains $VA_{3113}$ of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.12 Read-Inhibit Exception

An Read-Inhibit exception occurs when the virtual address of a memory load reference matches a TLB entry whose RI bit is set. This exception type can only occur if the RI bit is implemented within the TLB and is enabled, this is denoted by the *PageGrain*<sub>RIE</sub> bit. MIPS16 PC-relative loads are a special case and are not affected by the RI bit.

### Cause Register ExcCode Value

if  $PageGrain_{IEC} == 0$  TLBL

if  $PageGrain_{IEC} == 1$  TLBRI

See Table 9.40 on page 189.

#### **Additional State Saved**

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.
	If $Config3_{CTXTC}$ bit is clear, then the $BadVPN2$ field contains $VA_{3113}$ of the failing address
EntryHi	The VPN2 field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

# **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.13 TLB Invalid Exception

A TLB invalid exception occurs when a TLB entry matches a reference to a mapped address space, but the matched entry has the valid bit off.

Note that the condition in which no TLB entry matches a reference to a mapped address space and the *EXL* bit is one in the *Status* register is indistinguishable from a TLB Invalid Exception, in the sense that both use the general exception vector and supply an ExcCode value of TLBL or TLBS. The only way to distinguish these two cases is by probing the TLB for a matching entry (using TLBP).

If the RI and XI bits are implemented within the TLB and the *PageGrain*<sub>IEC</sub> bit is clear, then this exception also occurs if a valid, matching TLB entry is found with the RI bit set on a memory load reference, or with the XI bit set on an instruction fetch memory reference. MIPS16 PC-relative loads are a special case and are not affected by the RI bit.

#### Cause Register ExcCode Value

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store See Table 9.39 on page 186.

#### Additional State Saved

Register State		Value	
BadVAddr	Failing address		_

Register State	Value
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.
	If $Config3_{CTXTC}$ bit is clear, then the $BadVPN2$ field contains $VA_{3113}$ of the failing address
EntryHi	The VPN2 field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

# **Entry Vector Used**

General exception vector (offset 0x180)

# **6.2.14 TLB Modified Exception**

A TLB modified exception occurs on a *store* reference to a mapped address when the matching TLB entry is valid, but the entry's *D* bit is zero, indicating that the page is not writable.

### Cause Register ExcCode Value

Mod (See Table 9.39 on page 186)

### **Additional State Saved**

Register State	Value
BadVAddr	Failing address
Context	If $Config3_{CTXTC}$ bit is set, then the bits of the $Context$ register corresponding to the set bits of the $VirtualIndex$ field of the $ContextConfig$ register are loaded with the high-order bits of the virtual address that missed.
	If $Config3_{CTXTC}$ bit is clear, then the $BadVPN2$ field contains $VA_{3113}$ of the failing address
EntryHi	The VPN2 field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

# **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.15 Cache Error Exception

A cache error exception occurs when an instruction or data reference detects a cache tag or data error, or a parity or ECC error is detected on the system bus when a cache miss occurs. This exception is not maskable. Because the error was in a cache, the exception vector is to an unmapped, uncached address.

#### Cause Register ExcCode Value

N/A

#### Additional State Saved

Register State	Value
CacheErr	Error state
ErrorEPC	Restart PC

#### **Entry Vector Used**

Cache error vector (offset 0x100)

#### Operation

```
CacheErr \leftarrow ErrorState
Status_{ERL} \leftarrow 1
if InstructionInBranchDelaySlot then
    ErrorEPC ← restartPC # PC of branch/jump
else
    ErrorEPC ← restartPC # PC of instruction
endif
if Status_{BEV} = 1 then
   PC \leftarrow 0xBFC0 0200 + 0x100
else
    if ArchitectureRevision \geq 2 then
        /* The fixed value of {\tt EBase}_{{\tt 31..30}} and bit 29 forced to a 1 puts the */
        /* vector in kseg1 */
        PC \leftarrow EBase_{31..30} \parallel 1 \parallel EBase_{28..12} \parallel 0x100
    else
        PC \leftarrow 0xA000 0000 + 0x100
    endif
endif
```

# 6.2.16 Bus Error Exception

A bus error occurs when an instruction, data, or prefetch access makes a bus request (due to a cache miss or an uncacheable reference) and that request is terminated in an error. Note that parity errors detected during bus transactions are reported as cache error exceptions, not bus error exceptions.

#### Cause Register ExcCode Value

IBE: Error on an instruction reference

DBE: Error on a data reference

See Table 9.40 on page 189.

#### **Additional State Saved**

None

### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.17 Integer Overflow Exception

An integer overflow exception occurs when selected integer instructions result in a 2's complement overflow.

#### Cause Register ExcCode Value

Ov (See Table 9.40 on page 189)

#### **Additional State Saved**

None

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.18 Trap Exception

A trap exception occurs when a trap instruction results in a TRUE value.

#### Cause Register ExcCode Value

Tr (See Table 9.40 on page 189)

### **Additional State Saved**

None

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.19 System Call Exception

A system call exception occurs when a SYSCALL instruction is executed.

### Cause Register ExcCode Value

Sys (See Table 9.39 on page 186)

#### **Additional State Saved**

None

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.20 Breakpoint Exception

A breakpoint exception occurs when a BREAK instruction is executed.

#### **Interrupts and Exceptions**

#### Cause Register ExcCode Value

Bp (See Table 9.40 on page 189)

#### **Additional State Saved**

None

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.21 Reserved Instruction Exception

A Reserved Instruction Exception occurs if any of the following conditions is true:

- An instruction was executed that specifies an encoding of the opcode field that is flagged with "\*" (reserved), "β" (higher-order ISA), or an unimplemented "ε" (Module/ASE).
- An instruction was executed that specifies a *SPECIAL* opcode encoding of the function field that is flagged with "\*" (reserved), or "β" (higher-order ISA).
- An instruction was executed that specifies a *REGIMM* opcode encoding of the rt field that is flagged with "\*" (reserved).
- An instruction was executed that specifies an unimplemented *SPECIAL2* opcode encoding of the function field that is flagged with an unimplemented "θ" (partner available), or an unimplemented "σ" (EJTAG).
- An instruction was executed that specifies a *COPz* opcode encoding of the rs field that is flagged with "\*" (reserved), "β" (higher-order ISA), or an unimplemented "ε" (Module/ASE), assuming that access to the coprocessor is allowed. If access to the coprocessor is not allowed, a Coprocessor Unusable Exception occurs instead. For the *COP1* opcode, some implementations of previous ISAs reported this case as a Floating Point Exception, setting the Unimplemented Operation bit in the Cause field of the *FCSR* register.
- An instruction was executed that specifies an unimplemented COP0 opcode encoding of the function field when
  rs is CO that is flagged with "\*" (reserved), or an unimplemented "σ" (EJTAG), assuming that access to coprocessor 0 is allowed. If access to the coprocessor is not allowed, a Coprocessor Unusable Exception occurs
  instead.
- An instruction was executed that specifies a COP1 opcode encoding of the function field that is flagged with "\*" (reserved), "β" (higher-order ISA), or an unimplemented "ε" (Module/ASE), assuming that access to coprocessor 1 is allowed. If access to the coprocessor is not allowed, a Coprocessor Unusable Exception occurs instead. Some implementations of previous ISAs reported this case as a Floating Point Exception, setting the Unimplemented Operation bit in the Cause field of the FCSR register.

#### Cause Register ExcCode Value

RI (See Table 9.40 on page 189)

#### **Additional State Saved**

None

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.22 Coprocessor Unusable Exception

A coprocessor unusable exception occurs if any of the following conditions is true:

- A COP0 or Cache instruction was executed while the processor was running in a mode other than Debug Mode or Kernel Mode, and the *CU0* bit in the *Status* register was a zero
- A COP1, COP1X,LWC1, SWC1, LDC1, SDC1 or MOVCI (Special opcode function field encoding) instruction was executed and the *CU1* bit in the *Status* register was a zero.
- A COP2, LWC2, SWC2, LDC2, or SDC2 instruction was executed, and the *CU2* bit in the *Status* register was a zero. COP2 instructions include MFC2, DMFC2, CFC2, MFHC2, MTC2, DMTC2, CTC2, MTHC2.

NOTE: In Release 2 of the MIPS32 Architecture, the use of COP3 as a user-defined coprocessor has been removed. The use of COP3 is reserved for the future extension of the architecture.

#### Cause Register ExcCode Value

CpU (See Table 9.39 on page 186)

#### **Additional State Saved**

Register State	Value
Cause <sub>CE</sub>	unit number of the coprocessor being referenced

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.23 Floating Point Exception

A floating point exception is initiated by the floating point coprocessor to signal a floating point exception.

#### Register ExcCode Value

FPE (See Table 9.39 on page 186)

#### Additional State Saved

Register State	Value
FCSR	indicates the cause of the floating point exception

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.24 Coprocessor 2 Exception

A coprocessor 2 exception is initiated by coprocessor 2 to signal a precise coprocessor 2 exception.

#### **Interrupts and Exceptions**

#### Register ExcCode Value

C2E (See Table 9.39 on page 186)

#### **Additional State Saved**

Defined by the coprocessor

#### **Entry Vector Used**

General exception vector (offset 0x180)

# 6.2.25 Watch Exception

The watch facility provides a software debugging vehicle by initiating a watch exception when an instruction or data reference matches the address information stored in the *WatchHi* and *WatchLo* registers. A watch exception is taken immediately if the *EXL* and *ERL* bits of the *Status* register are both zero. If either bit is a one at the time that a watch exception would normally be taken, the *WP* bit in the *Cause* register is set, and the exception is deferred until both the *EXL* and *ERL* bits in the *Status* register are zero. Software may use the *WP* bit in the *Cause* register to determine if the *EPC* register points at the instruction that caused the watch exception, or if the exception actually occurred while in kernel mode.

If the EXL or ERL bits are one in the Status register and a single instruction generates both a watch exception (which is deferred by the state of the EXL and ERL bits) and a lower-priority exception, the lower priority exception is taken.

Watch exceptions are never taken if the processor is executing in Debug Mode. Should a watch register match while the processor is in Debug Mode, the exception is inhibited and the *WP* bit is not changed.

It is implementation-dependent whether a data watch exception is triggered by a prefetch or cache instruction whose address matches the *Watch* register address match conditions. A watch triggered by a SC instruction does so even if the store would not complete because the *LL* bit is zero.

#### Register ExcCode Value

WATCH (See Table 9.39 on page 186)

#### Additional State Saved

Register State	Value
Cause <sub>WP</sub>	Indicates that the watch exception was deferred until after both $Status_{EXL}$ and $Status_{ERL}$ were zero. This bit directly
	causes a watch exception, so software must clear this bit as part of the exception handler to prevent a watch exception loop at the end of the current handler execution.

#### **Entry Vector Used**

General exception vector (offset 0x180)

# **6.2.26 Interrupt Exception**

The interrupt exception occurs when an enabled request for interrupt service is made. See Section 6.1 on page 73 for more information.

# **Register ExcCode Value**

Int (See Table 9.40 on page 189)

#### **Additional State Saved**

Register State	Value
Cause <sub>IP</sub>	indicates the interrupts that are pending.

# **Entry Vector Used**

General exception vector (offset 0x180) if the *IV* bit in the *Cause* register is zero.

Interrupt vector (offset 0x200) if the *IV* bit in the *Cause* register is one.

# **GPR Shadow Registers**

The capability in this chapter is targeted at removing the need to save and restore GPRs on entry to high priority interrupts or exceptions, and to provide specified processor modes with the same capability. This is done by introducing multiple copies of the GPRs, called *shadow sets*, and allowing privileged software to associate a shadow set with entry to Kernel Mode via an interrupt vector or exception. The normal GPRs are logically considered shadow set zero.

The number of GPR shadow sets is implementation-dependent and may range from one (the normal GPRs) to an architectural maximum of 16. The highest number actually implemented is indicated by the SRSCtl<sub>HSS</sub> field, and all shadow sets between 0 and SRSCtl<sub>HSS</sub>, inclusive must be implemented. If this field is zero, only the normal GPRs are implemented.

# 7.1 Introduction to Shadow Sets

Shadow sets are new copies of the GPRs that can be substituted for the normal GPRs on entry to Kernel Mode via an interrupt or exception. Once a shadow set is bound to a Kernel Mode entry condition, reference to GPRs work exactly as one would expect, but they are redirected to registers that are dedicated to that condition. Privileged software may need to reference all GPRs in the register file, even specific shadow registers that are not visible in the current mode. The RDPGPR and WRPGPR instructions are used for this purpose. The CSS field of the SRSCtl register provides the number of the current shadow register set, and the PSS field of the SRSCtl register provides the number of the previous shadow register set (that which was current before the last exception or interrupt occurred).

If the processor is operating in VI interrupt mode, binding of a vectored interrupt to a shadow set is done by writing to the *SRSMap* register. If the processor is operating in EIC interrupt mode, the binding of the interrupt to a specific shadow set is provided by the external interrupt controller, and is configured in an implementation-dependent way. Binding of an exception or non-vectored interrupt to a shadow set is done by writing to the ESS field of the *SRSCtl* register. When an exception or interrupt occurs, the value of SRSCtl<sub>CSS</sub> is copied to SRSCtl<sub>PSS</sub>, and SRSCtl<sub>CSS</sub> is set to the value taken from the appropriate source. On an ERET, the value of SRSCtl<sub>PSS</sub> is copied back into SRSCtl<sub>CSS</sub> to restore the shadow set of the mode to which control returns. More precisely, the rules for updating the fields in the *SRSCtl* register on an interrupt or exception are as follows:

- 1. No field in the SRSCt/ register is updated if any of the following conditions are true. In this case, steps 2 and 3 are skipped.
  - The exception is one that sets  $Status_{ERL}$ : NMI or cache error.
  - The exception causes entry into EJTAG Debug Mode
  - Status<sub>REV</sub> = 1
  - Status<sub>FXI</sub> = 1
- 2. SRSCtl<sub>CSS</sub> is copied to SRSCtl<sub>PSS</sub>

- 3. SRSCtl<sub>CSS</sub> is updated from one of the following sources:
  - The appropriate field of the *SRSMap* register, based on IPL, if the exception is an interrupt, Cause<sub>IV</sub> = 1, IntCtl<sub>VSS</sub> ≠ 0, *Config3*<sub>VEIC</sub> = 0, and *Config3*<sub>VInt</sub> = 1. These are the conditions for a vectored interrupt.
  - The EICSS field of the SRSCtl register if the exception is an interrupt,  $Cause_{IV} = 1$ ,  $IntCtl_{VSS} \neq 0$ , and  $Config3_{VEIC} = 1$ . These are the conditions for a vectored EIC interrupt.
  - The ESS field of the SRSCtl register in any other case. This is the condition for a non-interrupt exception, or a non-vectored interrupt.

Similarly, the rules for updating the fields in the SRSCtl register at the end of an exception or interrupt are as follows:

- 1. No field in the SRSCtl register is updated if any of the following conditions is true. In this case, step 2 is skipped.
  - A DERET is executed
  - An ERET is executed with  $Status_{ERL} = 1$  or  $Status_{REV} = 1$
- SRSCtl<sub>PSS</sub> is copied to SRSCtl<sub>CSS</sub>

These rules have the effect of preserving the SRSCtl register in any case of a nested exception or one which occurs before the processor has been fully initialize ( $Status_{REV} = 1$ ).

Privileged software may switch the current shadow set by writing a new value into SRSCtl<sub>PSS</sub>, loading *EPC* with a target address, and doing an ERET.

# 7.2 Support Instructions

**Table 7.1 Instructions Supporting Shadow Sets** 

Mnemonic	Function	MIPS64 Only?
RDPGPR	Read GPR From Previous Shadow Set	No
WRPGPR	Write GPR to Shadow Set	No

# **CP0 Hazards**

# 8.1 Introduction

Because resources controlled via Coprocessor 0 affect the operation of various pipeline stages of a MIPS32/microMIPS32 processor, manipulation of these resources may produce results that are not detectable by subsequent instructions for some number of execution cycles. When no hardware interlock exists between one instruction that causes an effect that is visible to a second instruction, a *CP0 hazard* exists.

In Release 1 of the MIPS32® Architecture, CP0 hazards were relegated to implementation-dependent cycle-based solutions, primarily based on the SSNOP instruction. Since that time, it has become clear that this is an insufficient and error-prone practice that must be addressed with a firm compact between hardware and software. As such, new instructions have been added to Release 2 of the architecture which act as explicit barriers that eliminate hazards. To the extent that it was possible to do so, the new instructions have been added in such a way that they are backward-compatible with existing MIPS processors.

# 8.2 Types of Hazards

In privileged software, there are two different types of hazards: execution hazards and instruction hazards. Both are defined below.

Implementations using Release 1 of the architecture should refer to their Implementation documentation for the required instruction "spacing" that is required to eliminate these hazards.

Note that, for superscalar MIPS implementations, the number of instructions issued per cycle may be greater than one, and thus that the duration of the hazard in instructions may be greater than the duration in cycles. It is for this reason that MIPS32 Release 1 defines the SSNOP instruction to convert instruction issues to cycles in a superscalar design.

#### 8.2.1 Possible Execution Hazards

Execution hazards are those created by the execution of one instruction, and seen by the execution of another instruction. Table 8.1 lists the possible execution hazards that might exist when there are no hardware interlocks.

Table 8.1 Possible Execution Hazards

Producer	Ø	Consumer	Hazard On
Hazards Related to the TLB			
MTC0	Ø	TLBR, TLBWI, TLBWR	EntryHi

**Table 8.1 Possible Execution Hazards** 

Producer	Ø	Consumer	Hazard On
MTC0	Ø	TLBWI, TLBWR	EntryLo0, EntryLo1, Index, PageMask, PageGrain
MTCO	Ø	TLBWR	Wired
MTC0	Ø	TLBP, Load or Store Instruction	EntryHi <sub>ASID</sub>
MTC0	Ø	Load/store affected by new state	EntryHi <sub>ASID</sub> , WatchHi, WatchLo, Config
TLBP	Ø	MFC0, TLBWI	Index
TLBR	Ø	MFC0	EntryHi, EntryLo0, EntryLo1, PageMask
TLBWI, TLBWR	Ø	TLBP, TLBR, Load/store using new TLB entry	TLB entry
Hazards Related to Excep	tions or Inte	errupts	
MTC0	Ø	Coprocessor instruction	Status <sub>CU</sub>
		execution depends on the new value of Status <sub>CU</sub>	
MTC0	Ø		DEPC, EPC, ErrorEPC, Status
MTC0	Ø	new value of Status <sub>CU</sub>	DEPC, EPC, ErrorEPC,
		new value of Status <sub>CU</sub> ERET	DEPC, EPC, EPC, ErrorEPC, Status  Cause <sub>IP</sub> , Cause <sub>IV</sub> Compare, Count, PerfCnt Control <sub>IE</sub> , PerfCnt Counter, Status <sub>IE</sub> , Status <sub>IM</sub> EBase SRSCtl
MTC0	Ø	new value of Status <sub>CU</sub> ERET  Interrupted Instruction	DEPC, EPC, EPC, ErrorEPC, Status  Cause <sub>IP</sub> , Cause <sub>IV</sub> Compare, Count, PerfCnt Control <sub>IE</sub> , PerfCnt Counter, Status <sub>IM</sub> EBase SRSCtl SRSMap  Status <sub>IE</sub> ,
MTC0	Ø	new value of Status <sub>CU</sub> ERET  Interrupted Instruction	DEPC, EPC, EPC, ErrorEPC, Status  Cause <sub>IP</sub> , Cause <sub>IV</sub> Compare, Count, PerfCnt Control <sub>IE</sub> , PerfCnt Counter, Status <sub>IM</sub> EBase SRSCtl SRSMap  Status <sub>IE</sub> ,
MTC0  EI, DI  Other Hazards	Ø	new value of Status <sub>CU</sub> ERET  Interrupted Instruction  Interrupted Instruction	DEPC, EPC, EPC, ErrorEPC, Status  Cause <sub>IP</sub> Cause <sub>IV</sub> Compare, Count, PerfCnt Control <sub>IE</sub> , PerfCnt Counter, Status <sub>IM</sub> EBase SRSCtl SRSMap Status <sub>IM</sub> , Status <sub>IE</sub> , Status <sub>IM</sub>

**Table 8.1 Possible Execution Hazards** 

Producer	Ø	Consumer	Hazard On
MTC0	Ø	MFC0	any CoProcessor 0 register

### 8.2.2 Possible Instruction Hazards

Instruction hazards are those created by the execution of one instruction, and seen by the instruction fetch of another instruction. Table 8.2 lists the possible instruction hazards when there are no hardware interlocks.

**Table 8.2 Possible Instruction Hazards** 

Producer	Ø	Consumer	Hazard On
Hazards Related to	the TL	B	
MTC0	Ø	Instruction fetch seeing the new value	EntryHi <sub>ASID</sub> , WatchHi, WatchLo Config
MTC0	Ø	Instruction fetch seeing the new value (including a change to ERL followed by an instruction fetch from the useg segment)	Status
TLBWI, TLBWR	Ø	Instruction fetch using new TLB entry	TLB entry
Hazards Related to Entry	Writin	g the Instruction Stream or Modifying an In	nstruction Cache
Instruction stream writes	Ø	Instruction fetch seeing the new instruction stream	Cache entries
CACHE	Ø	Instruction fetch seeing the new instruction stream	Cache entries
Other Hazards			
MTC0	Ø	RDPGPR WRPGPR	SRSCtl <sub>PSS</sub> <sup>1</sup>

<sup>1.</sup> This is not precisely a hazard on the instruction fetch. Rather it is a hazard on a modification to the previous GPR context field, followed by a previous-context reference to the GPRs. It is considered an instruction hazard rather than an execution hazard because some implementation may require that the previous GPR context be established early in the pipeline, and execution hazards are not meant to cover this case.

# 8.3 Hazard Clearing Instructions and Events

Table 8.3 lists the instructions designed to eliminate hazards.

**Table 8.3 Hazard Clearing Instructions** 

Mnemonic	Function	Supported Architecture
DERET	Clear both execution and instruction hazards	EJTAG

Mnemonic	Function	Supported Architecture
ЕНВ	Clear execution hazard	Release 2 onwards
ERET	Clear both execution and instruction hazards	All
IRET	Clear both execution and instruction hazards when not chaining to another interrupt.	MCU ASE
JALR.HB	Clear both execution and instruction hazards	Release 2 onwards
JR.HB	Clear both execution and instruction hazards	Release 2 onwards
SSNOP	Superscalar No Operation	Release 1 onwards
SYNCI <sup>1</sup>	Synchronize caches after instruction stream write	Release 2 onwards

**Table 8.3 Hazard Clearing Instructions** 

DERET, ERET, and SSNOP are available in Release 1 of the Architecture; EHB, JALR.HB, JR.HB, and SYNCI were added in Release 2 of the Architecture. In both Release 1 and Release 2 of the Architecture, DERET and ERET clear both execution and instruction hazards and they are the only timing-independent instructions which will do this in both releases of the architecture.

Even though DERET and ERET clear hazards between the execution of the instruction and the target instruction stream, an execution hazard may still be created between a write of the DEPC, EPC, ErrorEPC, or Status registers and the DERET or ERET instruction.

In addition, an exception or interrupt also clears both execution and instruction hazards between the instruction that created the hazard and the first instruction of the exception or interrupt handler. Said another way, no hazards remain visible by the first instruction of an exception or interrupt handler.

### 8.3.1 MIPS32 Instruction Encoding

The EHB instruction is encoded using a variant of the NOP/SSNOP encoding. This encoding was chosen for compatibility with the Release 1 SSNOP instruction, such that existing software may be modified to be compatible with both Release 1 and Release 2 implementations. See the EHB instruction description for additional information.

The JALR.HB and JR.HB instructions are encoding using bit 10 of the *hint* field of the JALR and JR instructions. These encodings were chosen for compatibility with existing MIPS implementations, including many which pre-date the MIPS32 architecture. Because a pipeline flush clears hazards on most early implementations, the JALR.HB or JR.HB instructions can be included in existing software for backward and forward compatibility. See the JALR.HB and JR.HB instructions for additional information.

The SYNCI instruction is encoded using a new encoding of the REGIMM opcode. This encoding was chosen because it causes a Reserved Instruction exception on all Release 1 implementations. As such, kernel software running on processors that don't implement Release 2 can emulate the function using the CACHE instruction.

<sup>1.</sup> SYNCI synchronizes caches after an instruction stream write, and before execution of that instruction stream. As such, it is not precisely a coprocessor 0 hazard, but is included here for completeness.

### 8.3.2 microMIPS32 Instruction Encoding

The EHB and SSNOP instructions are encoded using a variant of the NOP encoding. See the EHB and SSNOP instruction description for additional information.

# **Coprocessor 0 Registers**

The Coprocessor 0 (CP0) registers provide the interface between the ISA and the PRA. Each register is discussed below, with the registers presented in numerical order, first by register number, then by select field number.

### 9.1 Coprocessor 0 Register Summary

Table 9.1 lists the CP0 registers in numerical order. The individual registers are described later in this document. If the compliance level is qualified (e.g., "*Required* (TLB MMU)"), it applies only if the qualifying condition is true. The Sel column indicates the value to be used in the field of the same name in the MFC0 and MTC0 instructions.

Table 9.1 Coprocessor 0 Registers in Numerical Order

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
0	0	Index	Index into the TLB array	Section 9.4 on page 120	Required (TLB MMU); Optional (Oth- ers)
0	1	MVPControl	Per-processor register containing global MIPS® MT configuration data	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
0	2	MVPConf0	Per-processor multi-VPE dynamic configuration information	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
0	3	MVPConf1	Per-processor multi-VPE dynamic configuration information	MIPS®MT Module Specification	Optional
1	0	Random	Randomly generated index into the TLB array	Section 9.5 on page 121	Required (TLB MMU); Optional (Oth- ers)
1	1	VPEControl	Per-VPE register containing relatively volatile thread configuration data	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
1	2	VPEConf0	Per-VPE multi-thread configuration information	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
1	3	VPEConf1	Per-VPE multi-thread configuration information	MIPS®MT Module Specification	Optional
1	4	YQMask	Per-VPE register defining which YIELD qualifier bits may be used without generating an exception	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
1	5	VPESchedule	Per-VPE register to manage scheduling of a VPE within a processor	MIPS®MT Module Specification	Optional
1	6	VPEScheFBack	Per-VPE register to provide scheduling feedback to software	MIPS®MT Module Specification	Optional

Table 9.1 Coprocessor 0 Registers in Numerical Order

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
1	7	VPEOpt	Per-VPE register to provide control over optional features, such as cache partitioning control	MIPS®MT Module Specification	Optional
2	0	EntryLo0	Low-order portion of the TLB entry for even-numbered virtual pages	Section 9.6 on page 122	Required (TLB MMU); Optional (Oth- ers)
2	1	TCStatus	Per-TC status information, including copies of thread-specific bits of <i>Status</i> and <i>EntryHi</i> registers.	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
2	2	TCBind	Per-TC information about TC ID and VPE binding	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
2	3	TCRestart	Per-TC value of restart instruction address for the associated thread of execution	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
2	4	TCHalt	Per-TC register controlling Halt state of TC	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
2	5	TCContext	Per-TC read/write storage for operating system use	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
2	6	TCSchedule	Per-TC register to manage scheduling of a TC	MIPS®MT Module Specification	Optional
2	7	TCScheFBack	Per-TC register to provide scheduling feed- back to software	MIPS®MT Module Specification	Optional
3	0	EntryLo1	Low-order portion of the TLB entry for odd-numbered virtual pages	Section 9.6 on page 122	Required (TLB MMU); Optional (Others)
3	7	TCOpt	Per-TC register to provide control over optional features, such as cache partitioning control	MIPS®MT Module Specification	Optional
4	0	Context	Pointer to page table entry in memory	Section 9.7 on page 131	Required (TLB MMU); Optional (Oth- ers)
4	1	ContextConfig	Context register configuration	SmartMIPS ASE Specification and Section 9.8 on page 135	Required (SmartMIPS ASE); Optional (Others)
4	2	UserLocal	User information that can be written by privileged software and read via RDHWR register 29. If the processor implements the MIPS® MT Module, this is a per-TC register.	Section 9.9 on page 137	Recommended (Release 2)
4	3		XContext register configuration in 64-bit implementations		Reserved

Table 9.1 Coprocessor 0 Registers in Numerical Order

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
5	0	PageMask	Control for variable page size in TLB entries	Section 9.10 on page 138	Required (TLB MMU); Optional (Oth- ers)
5	1	PageGrain	Control for small page support	Section 9.11 on page 140 and SmartMIPS ASE Specification	Required (SmartMIPS ASE); Optional (Release 2)
5	2	SegCtl0	Programmable Control for Segments 0 & 1	Section 9.12 on page 145	Optional
5	3	SegCtl1	Programmable Control for Segments 2 & 3	Section 9.13 on page 145	Optional
5	4	SegCtl2	Programmable Control for Segments 4 & 5	Section 9.14 on page 145	Optional
5	5	PWBase	Page Table Base Address for Hardware Page Walker	Section 9.15 on page 149	Optional
5	6	PWField	Bit indices of pointers for Hardware Page Walker	Section 9.16 on page 149	Optional
5	7	PWSize	Size of pointers for Hardware Page Walker	Section 9.17 on page 152	Optional
6	0	Wired	Controls the number of fixed ("wired") TLB entries	Section 9.18 on page 156	Required (TLB MMU); Optional (Oth- ers)
6	1	SRSConf0	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT Module Specification	Required (MIPS MT Module); Optional (Others)
6	2	SRSConf1	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT Module Specification	Optional
6	3	SRSConf2	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT Module Specification	Optional
6	4	SRSConf3	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT Module Specification	Optional
6	5	SRSConf4	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT Module Specification	Optional
6	6	PWCtl	HW Page Walker Control	Section 9.19 on page 159	Optional
7	0	HWREna	Enables access via the RDHWR instruction to selected hardware registers	Section 9.20 on page 162	Required (Release 2)
7	1-7		Reserved for future extensions		Reserved
8	0	BadVAddr	Reports the address for the most recent address-related exception	Section 9.21 on page 164	Required
8	1	BadInstr	Reports the instruction which caused the most recent exception.	Section 9.22 on page 165	Optional

Table 9.1 Coprocessor 0 Registers in Numerical Order

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
8	2	BadInstrP	Reports the branch instruction if a delay slot caused the most recent exception.	Section 9.23 on page 167	Optional
9	0	Count	Processor cycle count	Section 9.24 on page 168	Required
9	6-7		Available for implementation-dependent user	Section 9.25 on page 168	implementation-dependent
10	0	EntryHi	High-order portion of the TLB entry	Section 9.26 on page 169	Required (TLB MMU); Optional (Oth- ers)
10	4	GuestCtl1	GuestID of virtualized Guest	MIPS® VZE Module Specification	Required (MIPS VZE Module ; Optional (Others)
10	5	GuestCtl2	Guest Interrupt Control	MIPS® VZE Module Specification	Required (MIPS VZE Module ; Optional (Others)
10	6	GuestCtl3	Guest Shadow Register Set Control	MIPS® VZE Module Specification	Required (MIPS VZE Module ; Optional (Others)
11	0	Compare	Timer interrupt control	Section 9.27 on page 171	Required
11	4	GuestCtl0Ext	Extension of GuestCtl0	MIPS® VZE Module Specification	Required (MIPS VZE Module ; Optional (Others)
11	6-7		Available for implementation-dependent user	Section 9.28 on page 171	implementation-depen- dent
12	0	Status	Processor status and control	Section 9.29 on page 172	Required
12	1	IntCtl	Interrupt system status and control	Section 9.30 on page 179	Required (Release 2)
12	2	SRSCtl	Shadow register set status and control	Section 9.31 on page 182	Required (Release 2)
12	3	SRSMap	Shadow set IPL mapping	Section 9.32 on page 185	Required (Release 2 and shadow sets imple- mented)
12	4	View_IPL	Contiguous view of IM and IPL fields.	MIPS® MCU ASE Specification	Required (MIPS MCU ASE); Optional (Oth- ers)
12	5	SRSMap2	Shadow set IPL mapping	MIPS® MCU ASE Specification	Required (MIPS MCU ASE); Optional (Oth- ers)
12	6	GuestCtl0	Control of Virtualized Guest OS	MIPS® VZE Module Specification	Required (MIPS VZE Module); Optional (Others)

Table 9.1 Coprocessor 0 Registers in Numerical Order

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
12	7	GTOffset	Guest Timer Offset	MIPS® VZE Module Specification	Required (MIPS VZE Module); Optional (Others)
13	0	Cause	Cause of last general exception	Section 9.33 on page 186	Required
13	4	View_RIPL	Contiguous view of IP and RIPL fields.	MIPS® MCU ASE Specification	Required (MIPS MCU ASE); Optional (Others)
13	5	NestedExc	Nested exception Support - EXL, ERL values at current exception	Section 9.34 on page 191	Optional
14	0	EPC	Program counter at last exception	Section 9.35 on page 192	Required
14	2	NestedEPC	Nested exception Support - Program Counter at current exception	Section 9.36 on page 195	Optional
15	0	PRId	Processor identification and revision	Section 9.37 on page 196	Required
15	1	EBase	Exception vector base register	Section 9.38 on page 198	Required (Release 2)
15	2	CDMMBase	Common Device Memory Map Base register	Section 9.39 on page 201	Optional
15	3	CMGCRBase	Coherency Manager Global Control Register Base register	Section 9.40 on page 203	Optional
16	0	Config	Configuration register	Section 9.41 on page 204	Required
16	1	Config1	Configuration register 1	Section 9.42 on page 207	Required
16	2	Config2	Configuration register 2	Section 9.43 on page 211	Optional
16	3	Config3	Configuration register 3	Section 9.44 on page 214	Optional
16	3	Config4	Configuration register 4	Section 9.45 on page 221	Optional
16	4	Config5	Configuration register 5	Section 9.46 on page 227	Optional
16	6-7		Available for implementation-dependent user	Section 9.47 on page 231	implementation-depen- dent
17	0	LLAddr	Load linked address	Section 9.48 on page 232	Optional
18	0-n	WatchLo	Watchpoint address	Section 9.51 on page 243	Optional
19	0-n	WatchHi	Watchpoint control	Section 9.52 on page 245	Optional
20	0		XContext in 64-bit implementations		Reserved
21	all		Reserved for future extensions.		Reserved

Table 9.1 Coprocessor 0 Registers in Numerical Order

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
22	all		Available for implementation-dependent use	Section 9.53 on page 247	implementation-depen- dent
23	0	Debug	EJTAG Debug register	EJTAG Specification	Optional
23	1	TraceControl	PDtrace control register	PDtrace Specification	Optional
23	2	TraceControl2	PDtrace control register	PDtrace Specification	Optional
23	3	UserTraceData1	PDtrace control register	PDtrace Specification	Optional
23	4	TraceIBPC	PDtrace control register	PDtrace Specification	Optional
23	5	TraceDBPC	PDtrace control register	PDtrace Specification	Optional
23	6	Debug2	EJTAG Debug2 register	EJTAG Specification	Optional
24	0	DEPC	Program counter at last EJTAG debug exception	EJTAG Specification	Optional
24	2	TraceContol3	PDtrace control register	PDtrace Specification	Optional
24	3	UserTraceData2	PDtrace control register	PDtrace Specification	Optional
25	0-n	PerfCnt	Performance counter interface	Section 9.57 on page 251	Recommended
26	0	ErrCtl	Parity/ECC error control and status	Section 9.58 on page 255	Optional
27	0-3	CacheErr	Cache parity error control and status	Section 9.59 on page 256	Optional
28	even selects	TagLo	Low-order portion of cache tag interface	Section 9.60 on page 257	Required (Cache)
28	odd selects	DataLo	Low-order portion of cache data interface	Section 9.61 on page 259	Optional
29	even selects	TagHi	High-order portion of cache tag interface	Section 9.62 on page 260	Required (Cache)
29	odd selects	DataHi	High-order portion of cache data interface	Section 9.63 on page 261	Optional
30	0	ErrorEPC	Program counter at last error	Section 9.64 on page 262	Required
31	0	DESAVE	EJTAG debug exception save register	EJTAG Specification	Optional
31	2-7	KScratch <i>n</i>	Scratch Registers for Kernel Mode	Section 9.66 on page 265	Optional; KScratch1 at select 2 and KScratch2 at select 3 are recommended.

<sup>1.</sup> Any select (Sel) value not explicitly noted as available for implementation-dependent use is reserved for future use by the Architecture.

### 9.2 Notation

For each register described below, field descriptions include the read/write properties of the field, and the reset state of the field. For the read/write properties of the field, the following notation is used:

Table 9.2 Read/Write Bit Field Notation

Read/Write Notation	Hardware Interpretation	Software Interpretation
R/W	A field in which all bits are readable and writable Hardware updates of this field are visible by soft ble by hardware read.  If the Reset State of this field is "Undefined", eith before the first read will return a predictable value definition of UNDEFINED behavior.	ware read. Software updates of this field are visi- ner software or hardware must initialize the value
R	A field which is either static or is updated only by hardware. If the Reset State of this field is either "0", "Preset", or "Externally Set", hardware initializes this field to zero or to the appropriate state, respectively, on powerup. The term "Preset" is used to suggest that the processor establishes the appropriate state, whereas the term "Externally Set" is used to suggest that the state is established via an external source (e.g., personality pins or initialization bit stream). These terms are suggestions only, and are not intended to act as a requirement on the implementation. If the Reset State of this field is "Undefined", hardware updates this field only under those conditions specified in the description of the field.	A field to which the value written by software is ignored by hardware. Software may write any value to this field without affecting hardware behavior. Software reads of this field return the last value updated by hardware.  If the Reset State of this field is "Undefined", software reads of this field result in an UNPRE-DICTABLE value except after a hardware update done under the conditions specified in the description of the field.
0	A field which hardware does not update, and for which hardware can assume a zero value.	A field to which the value written by software must be zero. Software writes of non-zero values to this field may result in <b>UNDEFINED</b> behavior of the hardware. Software reads of this field return zero as long as all previous software writes are zero.  If the Reset State of this field is "Undefined", software must write this field with zero before it is guaranteed to read as zero.

## 9.3 Writing CPU Registers

With certain restrictions, software may assume that it can validly write the value read from a coprocessor 0 register back to that register without having unintended side effects. This rule means that software can read a register, modify one field, and write the value back to the register without having to consider the impact of writes to other fields. Processor designers should take this into consideration when using coprocessor 0 register fields that are reserved for implementations and make sure that the use of these bits is consistent with software assumptions.

The most significant exception to this rule is a situation in which the processor modifies the register between the software read and write, such as might occur if an exception or interrupt occurs between the read and write. Software must guarantee that such an event does not occur.

### 9.4 Index Register (CP0 Register 0, Select 0)

Compliance Level: Required for TLB-based MMUs; Optional otherwise.

The *Index* register is a 32-bit read/write register which contains the index used to access the TLB for TLBP, TLBR, and TLBWI instructions. The width of the index field is implementation-dependent as a function of the number of TLB entries that are implemented. The minimum value for TLB-based MMUs is Ceiling(Log2(TLBEntries)). For example, six bits are required for a TLB with 48 entries).

The operation of the processor is **UNDEFINED** if a value greater than or equal to the number of TLB entries is written to the *Index* register.

Figure 9.1 shows the format of the *Index* register; Table 9.3 describes the *Index* register fields.

Figure 9.1 Index Register Format



**Table 9.3 Index Register Field Descriptions** 

Fields  Name Bits				Read/		
		Description		Write	Reset State	Compliance
P	31		Hardware writes this bit during execution struction to indicate whether a TLB:	R	Undefined	Required
		Encoding	Meaning			
		0	A match occurred, and the <i>Index</i> field contains the index of the matching entry			
		1	No match occurred and the Index field is UNPREDICTABLE			
0	30n	Must be writter	as zero; returns zero on read.	0	0	Reserved
Index	n-10	index to the TL TLBWI instruct Hardware write ing TLB entry of If the TLBP fai	TLB index. Software writes this field to provide the index to the TLB entry referenced by the TLBR and TLBWI instructions.  Hardware writes this field with the index of the matching TLB entry during execution of the TLBP instruction. If the TLBP fails to find a match, the contents of this field are UNPREDICTABLE.		Undefined	Required

### 9.5 Random Register (CP0 Register 1, Select 0)

Compliance Level: Required for TLB-based MMUs; Optional otherwise.

The *Random* register is a read-only register whose value is used to index the TLB during a TLBWR instruction. The width of the Random field is calculated in the same manner as that described for the *Index* register above.

The value of the register varies between an upper and lower bound as follow:


- A lower bound is set by the number of TLB entries reserved for exclusive use by the operating system (the contents of the *Wired* register). The entry indexed by the *Wired* register is the first entry available to be written by a TLB Write Random operation.
- An upper bound is set by the total number of TLB entries minus 1.

Within the required constraints of the upper and lower bounds, the manner in which the processor selects values for the *Random* register is implementation-dependent.

The processor initializes the *Random* register to the upper bound on a Reset Exception, and when the *Wired* register is written.

Figure 9.2 shows the format of the Random register; Table 9.4 describes the Random register fields.

#### Figure 9.2 Random Register Format



#### **Table 9.4 Random Register Field Descriptions**

Field	ds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
0	31n	Must be written as zero; returns zero on read.	0	0	Reserved
Random	n-10	TLB Random Index	R	TLB Entries - 1	Required

### 9.6 EntryLo0, EntryLo1 (CP0 Registers 2 and 3, Select 0)

Compliance Level: EntryLo0 is Required for a TLB-based MMU; Optional otherwise.

Compliance Level: EntryLo1 is Required for a TLB-based MMU; Optional otherwise.

The pair of *EntryLo* registers act as the interface between the TLB and the TLBP, TLBR, TLBWI, and TLBWR instructions. *EntryLo0* holds the entries for even pages and *EntryLo1* holds the entries for odd pages.

Software may determine the value of *PABITS* by writing all ones to the *EntryLo0* or *EntryLo1* registers and reading the value back. Bits read as "1" from the *PFN* field allow software to determine the boundary between the *PFN* and *Fill* fields to calculate the value of *PABITS*.

The contents of the *EntryLo0* and *EntryLo1* registers are not defined after an address error exception, and some fields may be modified by hardware during the address-error exception sequence. Software writes to the *EntryHi* register (via MTC0) do not cause the implicit update of address-related fields in the *BadVAddr* or *Context* registers.

For Release 1 of the Architecture, Figure 9-3 shows the format of the *EntryLo0* and *EntryLo1* registers; Table 9.5 describes the *EntryLo0* and *EntryLo1* register fields.

For Release 2 of the Architecture, Figure 9-4 shows the format of the *EntryLo0* and *EntryLo1* registers; Table 9.6 describes the *EntryLo0* and *EntryLo1* register fields. Release 2 of the architecture added support for physical address spaces beyond 36 bits in range and support for 1KB pages.

For Release 3 of the Architecture, Figure 9-5 shows the format of the *EntryLo0* and *EntryLo1* registers; Table 9.8 describes the *EntryLo0* and *EntryLo1* register fields. Release 3 of the architecture added support for Read-Inhibit and Execute-Inhibit page protection bits. In Release 5 of the Architecture, *EntryLo0* and *EntryLo1* registers may be optionally extended by 32 bits to support a physical address size greater than 36 bits. A 36-bit PAE is supported in the base architecture; the capability of providing greater than a 36-bit PA in MIPS32 is termed Extended Physical Address (XPA). The practical lower limit of XPA is 40 bits, while the natural upper limit is 59 bits, as determined by the MIPS64 Architecture. The size of XPA within the range of 37 bits and 59 bits is implementation-dependent.

Software can access the 32-bit extension with the new MTHC0 and MFHC0 instructions defined in Release 5.

Software can detect support for XPA and for the *EntryLo0* and *EntryLo1* formats shown in Figure 9-6 by reading *Config3*<sub>LPA</sub>. Software can enable XPA using *PageGrain*<sub>ELPA</sub>.

Figure 9-3 EntryLo0, EntryLo1 Register Format in Release 1 of the Architecture

31 30	29 6	5		3 2	2	1	0
Fill	PFN		С	I	D	V	G

Table 9.5 EntryLo0, EntryLo1 Register Field Descriptions in Release 1 of the Architecture

Fields			Read /			
Name	Bits	Description	Write	Reset State	Compliance	
Fill	3130	These bits are ignored on write and return zero on read. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.7 for more information.	R	0	Required	
PFN	296	Page Frame Number. Corresponds to bits <i>PABITS</i> -112 of the physical address, where <i>PABITS</i> is the width of the physical address in bits. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.7 for more information.	R/W	Undefined	Required	
С	53	Cacheability and Coherency Attribute of the page. See Table 9.2 below.	R/W	Undefined	Required	
D	2	"Dirty" bit, indicating that the page is writable. If this bit is a one, stores to the page are permitted. If this bit is a zero, stores to the page cause a TLB Modified exception. Kernel software may use this bit to implement paging algorithms that require knowing which pages have been written. If this bit is always zero when a page is initially mapped, the TLB Modified exception that results on any store to the page can be used to update kernel data structures that indicate that the page was actually written.	R/W	Undefined	Required	
V	1	Valid bit, indicating that the TLB entry, and thus the virtual page mapping are valid. If this bit is a one, accesses to the page are permitted. If this bit is a zero, accesses to the page cause a TLB Invalid exception.	R/W	Undefined	Required	
G	0	Global bit. On a TLB write, the logical AND of the G bits from both <i>EntryLo0</i> and <i>EntryLo1</i> becomes the G bit in the TLB entry. If the TLB entry G bit is a one, ASID comparisons are ignored during TLB matches. On a read from a TLB entry, the G bits of both <i>EntryLo0</i> and <i>EntryLo1</i> reflect the state of the TLB G bit.	R/W	Undefined	Required (TLB MMU)	

Figure 9-4 EntryLo0, EntryLo1 Register Format in Release 2 of the Architecture

31 30	29 6	5		3	2	1	0
Fill	PFN		С		D	V	G

	9.6 EntryLo0, EntryLo1 (CP0 Registers 2 and 3, Select	0)
T.11 0.7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		c
PABITS. Note that in implementations of Release 1 of t	ds as a function of 1KB page support enabled, and the value of the Architecture, there is no support for 1KB pages, so only the	oi ie
first row of the table applies to Release 1.		
332®/microMIPS32™ Privileged Resource Architecture, Re	vision 5.04 12	24

Figure 9-5 EntryLo0, EntryLo1 Register Format in Release 3 of the Architecture

31	30	29	5	3	2	1	0
RI	XI	PFN		С	D	V	G

Table 9.8 EntryLo0, EntryLo1 Register Field Descriptions in Release 3 of the Architecture

Fie	lds		Read /			
Name	Bits	Description	Write	Reset State	Compliance	
Fill	3130	These bits are ignored on write and return zero on read. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.7 for more information.	R	0	Required if RI and XI fields are not imple- mented.	
RI	31	Read Inhibit. If this bit is set in a TLB entry, an attempt, other than a MIPS16 PC-relative load, to read data on the virtual page causes a TLB Invalid or a TLBRI exception, even if the <i>V</i> (Valid) bit is set. The <i>RI</i> bit is writable only if the <i>RIE</i> bit of the <i>PageGrain</i> register is set. If the <i>RIE</i> bit of <i>PageGrain</i> is not set, the <i>RI</i> bit of <i>EntryLo0/EntryLo1</i> is set to zero on any write to the register, regardless of the value written.  This bit is optional and its existence is denoted by the <i>Config3<sub>RXI</sub></i> or <i>Config3<sub>SM</sub></i> register fields.	R/W	0	Required by SmartMIPS ASE; Optional otherwise  If not implemented, this bit location is part of the Fill field.	
XI	30	Execute Inhibit. If this bit is set in a TLB entry, an attempt to fetch an instruction or to load MIPS16 PC-relative data from the virtual page causes a TLB Invalid or a TLBXI exception, even if the V (Valid) bit is set. The XI bit is writable only if the XIE bit of the PageGrain register is set. If the XIE bit of PageGrain is not set, the XI bit of EntryLo0/EntryLo1 is set to zero on any write to the register, regardless of the value written.  This bit is optional and its existence is denoted by the Config3 <sub>RXI</sub> or Config3 <sub>SM</sub> register fields.	R/W	0	Required by SmartMIPS ASE; Optional otherwise  If not implemented, this bit location is part of the Fill field.	

Table 9.8 EntryLo0, EntryLo1 Register Field Descriptions in Release 3 of the Architecture

Fie	lds		Read /		
Name Bits		Description	Write	Reset State	Compliance
PFN	296	Page Frame Number. This field contains the physical page number corresponding to the virtual page. If the processor is enabled to support 1KB pages ( $Config3_{SP} = 1$ and $PageGrain_{ESP} = 1$ ), the $PFN$ field corresponds to bits 3310 of the physical address (the field is shifted left by 2 bits relative to the Release 1 definition to make room for $PA_{1110}$ ). If the processor is not enabled to support 1KB pages ( $Config3_{SP} = 0$ or $PageGrain_{ESP} = 0$ ), the $PFN$ field corresponds to bits 3512 of the physical address. The boundaries of this field change as a function of the value of $PABITS$ . See Table 9.7 for more information.	R/W	Undefined	Required
С	53	The definition of this field is unchanged from Release 1. See Table 9.5 above and Table 9.2 below.	R/W	Undefined	Required
D	2	The definition of this field is unchanged from Release 1. See Table 9.5 above.	R/W	Undefined	Required
V	1	The definition of this field is unchanged from Release 1. See Table 9.5 above.	R/W	Undefined	Required
G	0	The definition of this field is unchanged from Release 1. See Table 9.5 above.	R/W	Undefined	Required (TLB MMU)

Figure 9-6 applies to Table 10, specifically to MIPS32 support for XPA (PA > 36 bits), and it shows the natural upper limit of XPA. If only 40-bit XPA is supported, the most-significant bit of *PFNX* is *EntryLo0[35]* and *EntryLo1[35]*.

Figure 9-6 EntryLo0, EntryLo1 Register Format in Release 5




Table 10: EntryLo0, EntryLo1 Register Field Descriptions in Release 5 of the Architecture

Fie	lds		Read /		
Name Bits		Description	Write	Reset State	Compliance
Fill	6355	These bits are ignored on write and return zero on read. The boundaries of this field change as a function of the value of <i>PABITS</i> .	R	0	Required for XPA; Optional otherwise
PFNX	5432	Page Frame Number Extension. If the processor is enabled to support XPA ( $Config3_{LPA} = 1$ and $PageGrain_{ELPA} = 1$ ) this field is concatenated with the $PFN$ field to form the full page frame number corresponding to the physical address, thereby providing up to 59 bits of physical address. If the processor is enabled to support 1KB pages ( $Config3_{SP} = 1$ and $PageGrain_{ESP} = 1$ ), the combined $PFNX \parallel PFN$ fields corresponds to bits $PABITS-110$ of the physical address (the field is shifted left by 2 bits relative to the Release 1 definition to make room for $PA_{1110}$ ). If the processor is not enabled to support 1KB pages ( $Config3_{SP} = 0$ or $PageGrain_{ESP} = 0$ ), the combined $PFNX \parallel PFN$ fields corresponds to $0b00 \parallel bits$ $PABITS-112$ of the physical address (the field is unshifted and the upper two bits must be written as zero). The boundaries of this field change as a function of the value of $PABITS$ . See Table 9.1 for more information. If support for large physical addresses is not enabled ( $Config3_{LPA} = 0$ or $PageGrain_{ELPA} = 0$ ), these bits are ignored on write and return 0 on read, thereby providing full backward compatibility with implementations of Release 1 of the Architecture. To ensure backward compatibility with pre-Release 5 software that does not support XPA, MTC0 is required to zero out the extension bits if $Config5_{MVH} = 1$ .	R/W	Undefined	Required for XPA; Optional otherwise
RI	31	Read Inhibit. If this bit is set in a TLB entry, an attempt, other than a MIPS16 PC-relative load, to read data on the virtual page causes a TLB Invalid or a TLBRI exception, even if the <i>V</i> (Valid) bit is set. The <i>RI</i> bit is writable only if the <i>RIE</i> bit of the <i>PageGrain</i> register is set. If the <i>RIE</i> bit of <i>PageGrain</i> is not set, the <i>RI</i> bit of <i>EntryLoO/EntryLo1</i> is set to zero on any write to the register, regardless of the value written.  This bit is optional and its existence is denoted by the <i>Config3<sub>RXI</sub></i> or <i>Config3<sub>SM</sub></i> register fields.  If not implemented, then reads of this field return 0.	R/W	0	Required by SmartMIPS ASE; Optional otherwise

Table 10: EntryLo0, EntryLo1 Register Field Descriptions in Release 5 of the Architecture

Fie	lds		Read /		
Name	Bits	Description	Write	Reset State	Compliance
XI	30	Execute Inhibit. If this bit is set in a TLB entry, an attempt to fetch an instruction or to load MIPS16 PC-relative data from the virtual page causes a TLB Invalid or a TLBXI exception, even if the V (Valid) bit is set. The XI bit is writable only if the XIE bit of the PageGrain register is set. If the XIE bit of PageGrain is not set, the XI bit of EntryLo0/EntryLo1 is set to zero on any write to the register, regardless of the value written.  This bit is optional and its existence is denoted by the Config3 <sub>RXI</sub> or Config3 <sub>SM</sub> register fields.  If not implemented, then reads of this field return 0.	R/W	0	Required by SmartMIPS ASE; Optional otherwise
PFN	296	Page Frame Number. This field contains the physical page number corresponding to the virtual page If the processor is enabled to support 1KB pages ( $Config3_{SP} = 1$ and $PageGrain_{ESP} = 1$ ), the $PFN$ field corresponds to bits 3310 of the physical address (the field is shifted left by 2 bits relative to the Release 1 definition to make room for $PA_{1110}$ ). If the processor is not enabled to support 1KB pages ( $Config3_{SP} = 0$ or $PageGrain_{ESP} = 0$ ), the $PFN$ field corresponds to bits 3512 of the physical address. The boundaries of this field change as a function of the value of $PABITS$ .	R/W	Undefined	Required
С	53	The definition of this field is unchanged from Release 1.	R/W	Undefined	Required
D	2	The definition of this field is unchanged from Release 1.	R/W	Undefined	Required
V	1	The definition of this field is unchanged from Release 1.	R/W	Undefined	Required
G	0	The definition of this field is unchanged from Release 1.	R/W	Undefined	Required (TLB MMU)

Table 9.1 shows the movement of the *Fill*, *PFNX*, and *PFN* fields as a function of 1KB page support enabled, and the value of *PABITS*, in Release 5. Note that in implementations of the Architecture, *PABITS* can never be larger than 36 bits and there is no support for 1KB pages, so only the second row of the table applies in Release 1.

Table 9.1 EntryLo Field Widths as a Function of PABITS in Release 5

1KB Page		Correspo	t Ranges	Required	
Support Enabled?	PABITS Value	Fill Field	PFNX Field	PFN Field	Release
No	59 ≥ <i>PABITS</i> > 36	63(55-(59- <i>PABITS</i> )) Example: 6355 if <i>PABITS</i> = 59 6333 if <i>PABITS</i> = 37	(54-(59- <i>PABITS</i> ))32 Example: 5432 if <i>PABITS</i> = 59 3232 if <i>PABITS</i> = 37 EntryLo <sub>5432</sub> = PA <sub>5936</sub>	296 EntryLo <sub>296</sub> = PA <sub>3512</sub>	Release 5
	36 ≥ <i>PABITS</i> > 12	63(32-(36- <i>PABITS</i> )) Example: 6332 if <i>PABITS</i> = 36 6332 & 297 if <i>PABITS</i> = 13	Displaced by the Fill Field	(29-(36- <i>PABITS</i> ))6 Example: 296 if <i>PABITS</i> = 36 66 if <i>PABITS</i> = 13 EntryLo <sub>296</sub> = PA <sub>3512</sub>	Release 1
Yes	59 ≥ <i>PABITS</i> > 34	63(57-(59- <i>PABITS</i> )) Example: 6357 if <i>PABITS</i> = 59 6333 if <i>PABITS</i> = 35	(56-(59- <i>PABITS</i> ))32 Example: 5632 if <i>PABITS</i> = 59 3332 if <i>PABITS</i> = 35 EntryLo <sub>5632</sub> = PA <sub>5934</sub>	296 EntryLo <sub>296</sub> = PA <sub>3310</sub>	Release 5
	34 ≥ <i>PABITS</i> > 10	63(32-(34- <i>PABITS</i> )) Example: 6332 if <i>PABITS</i> = 34 6332 & 297 if <i>PABITS</i> = 11	Displaced by the Fill Field	(29-(34- <i>PABITS</i> ))6 Example: 296 if <i>PABITS</i> = 34 66 if <i>PABITS</i> = 11 EntryLo <sub>296</sub> = PA <sub>3310</sub>	Release 2

#### **Programming Note:**

In implementations of Release 2 of the Architecture (and subsequent releases), the PFNX (Release 5 for MIPS32) and PFN fields of both the EntryLo0 and EntryLo1 registers must be written with zero, and the TLB must be flushed before each instance in which the value of the PageGrain register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

Table 9.2 lists the encoding of the *C* field of the *EntryLo0* and *EntryLo1* registers and the *K0* field of the *Config* register. An implementation may choose to implement a subset of the cache coherency attributes shown, but must implement at least encodings 2 and 3 such that software can always depend on these encodings working appropriately. In other cases, the operation of the processor is **UNDEFINED** if software uses a TLB mapping (either for an instruction fetch or for a load/store instruction) which was created with a C field encoding which is RESERVED for the implementation.

Table 9.2 lists the required and optional encodings for the cacheability and coherency attributes.

### **Table 9.2 Cacheability and Coherency Attributes**

C(5:3) Value	Cacheability and Coherency Attributes With Historical Usage	Compliance
0	Available for implementation-dependent use	Optional
1	Available for implementation-dependent use	Optional
2	Uncached	Required
3	Cacheable	Required
4	Available for implementation-dependent use	Optional
5	Available for implementation-dependent use	Optional
6	Available for implementation-dependent use	Optional
7	Available for implementation-dependent use	Optional

### 9.7 Context Register (CP0 Register 4, Select 0)

**Compliance Level:** Required for TLB-based MMUs; Optional otherwise.

The *Context* register is a read/write register containing a pointer to an entry in the page table entry (PTE) array. This array is an operating system data structure that stores virtual-to-physical translations. During a TLB miss, the operating system loads the TLB with the missing translation from the PTE array. The *Context* register duplicates some of the information provided in the *BadVAddr* register.

If  $Config3_{CTXTC} = 0$  and  $Config3_{SM} = 0$  then the Context register is organized in such a way that the operating system can directly reference a 16-byte structure in memory that describes the mapping. For PTE structures of other sizes, the content of this register can be used by the TLB refill handler after appropriate shifting and masking.

If  $Config3_{CTXTC}$  =0 and  $Config3_{SM}$  =0 then a TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits  $VA_{31...13}$  of the virtual address to be written into the BadVPN2 field of the Context register. The PTEB as field is written and used by the operating system.

The *BadVPN2* field of the *Context* register is not defined after an address error exception and this field may be modified by hardware during the address error exception sequence.

Figure 9.7 shows the format of the Context Register when Config3<sub>CTXTC</sub> =0 and Config3<sub>SM</sub> =0; Table 9.3 describes the Context register fields  $Config3_{CTXTC} = 0$  and  $Config3_{SM} = 0$ .

Figure 9.7 Context Register Format when Config3<sub>CTXTC</sub>=0 and Config3<sub>SM</sub>=0

31	23	22 4	3	U
	PTEBase	BadVPN2		0

Table 9.3 Context Register Field Descriptions when Config3<sub>CTXTC</sub>=0 and Config3<sub>SM</sub>=0

Fie	lds		Read /		
Name	Bits	Description	Write	Reset State	Compliance
PTEBase	3123	This field is for use by the operating system and is normally written with a value that allows the operating system to use the <i>Context</i> Register as a pointer into the current PTE array in memory.	R/W	Undefined	Required
BadVPN2	224	This field is written by hardware on a TLB exception. It contains bits $VA_{3113}$ of the virtual address that caused the exception.	R	Undefined	Required
0	30	Must be written as zero; returns zero on read.	0	0	Reserved

If  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$  then the pointer implemented by the Context register can point to any power-of-two-sized PTE structure within memory. This allows the TLB refill handler to use the pointer without additional

shifting and masking steps. Depending on the value in the *ContextConfig* register, it may point to an 8-byte pair of 32-bit PTEs within a single-level page table scheme, or to a first level page directory entry in a two-level lookup scheme.

If  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$  then the a TLB exception (Refill, Invalid, or Modified) causes bits  $VA_{31:31-((X-Y)-1)}$  to be written to a variable range of bits "(X-1):Y" of the Context register, where this range corresponds to the contiguous range of set bits in the ContextConfig register. Bits 31:X are R/W to software, and are unaffected by the exception. Bits Y-1:0 are unaffected by the exception. If X = 23 and Y = 4, i.e. bits 22:4 are set in ContextConfig, the behavior is identical to the standard MIPS32 Context register (bits 22:4 are filled with  $VA_{31:13}$ ). Although the fields have been made variable in size and interpretation, the MIPS32 nomenclature is retained. Bits 31:X are referred to as the PTEBase field, and bits X-1:Y are referred to as BadVPN2.

If  $Config3_{SM} = 1$  then Bits Y-1:0 will always read as 0.

The value of the *Context* register is **UNPREDICTABLE** following a modification of the contents of the *ContextConfig* register.

Figure 9.8 shows the format of the *Context* Register when  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$ ; Table 9.4 describes the Context register fields  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$ .

Figure 9.8 Context Register Format when Config3<sub>CTXTC</sub>=1 or Config3<sub>SM</sub>=1

31 X	X-1 Y	Y-1	0
PTEBase	BadVPN2	0	

Table 9.4 Context Register Field Descriptions when Config3<sub>CTXTC</sub>=1 or Config3<sub>SM</sub>=1

	Fields		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
PTEBase	Variable, 31:X where X in {310}. May be null.	This field is for use by the operating system and is normally written with a value that allows the operating system to use the <i>Context</i> Register as a pointer to an array of data structures in memory corresponding to the address region containing the virtual address which caused the exception.	R/W	Undefined	Required
BadVPN2	Variable, (X-1):Y where X in {321} and Y in {310}. May be null.	This field is written by hardware on a TLB exception. It contains bits VA <sub>31:31-((X-Y)-1)</sub> of the virtual address that caused the exception.	R	Undefined	Required

Table 9.4 Context Register Field Descriptions when Config3<sub>CTXTC</sub>=1 or Config3<sub>SM</sub>=1

	Fields		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	Variable, (Y-1):0 where Y in {31:1}. May be null.	Must be written as zero; returns zero on read.	R or R/W (R/W only allowed for Config3 CTXT=1)	0 (if R) or Undefined (if R/W)	Reserved

9.7 Context Register (CP0 Register 4, Selec
---

### 9.8 ContextConfig Register (CP0 Register 4, Select 1)

**Compliance Level:** *Optional.* 

The ContextConfig register defines the bits of the Context register into which the high order bits of the virtual address causing a TLB exception will be written, and how many bits of that virtual address will be extracted. Bits above the selected field of the Context register are R/W to software and serve as the PTEBase field. Bits below the selected field of the Context register will be unaffected by TLB exceptions.

The field to contain the virtual address index is defined by a single block of contiguous non-zero bits within the *ContextConfig* register's *VirtualIndex* field. Any zero bits to the right of the least-significant one bit cause the corresponding *Context* register bits to be unaffected by TLB exceptions. Any zero bits to the left of the most-significant one bit cause the corresponding *Context* register bits to be R/W to software and unaffected by TLB exceptions.

If  $Config3_{SM}$  is set, then any zero bits to the right of the least significant one bit causes the corresponding Context register bits to be read as zero.

It is permissible to implement a subset of the *ContextConfig* register, in which some number of bits are read-only and set to one or zero as appropriate. Software can determine whether a specific setting is implemented by writing that value into the register and reading back the register value. If the read value matches the original written value exactly, then the setting is supported. It is implementation specific what value is read back when the setting is not implemented except that the read value does not match the original written value. All implementations of the *ContextConfig* register must allow for the emulation of the MIPS32/microMIPS32 fixed *Context* register configuration.

This paragraph describes restrictions on how the *ContextConfig* register may be programmed. The set bits of *ContextConfig* define the *BadVPN2* field within the *Config* register. The *BadVPN2* field cannot contain address bits which are used to index a memory location within the even-odd page pairs used by the JTLB entries. This limits the least significant writeable bit within *ContextConfig* to the bits that represents *BadVPN2* of the smallest implemented

### Figure 9.9 ContextConfig Register Format



Table 9.5 ContextConfig Register Field Descriptions

Field	s		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
VirtualIndex	31:0	A mask of 0 to 32 contiguous 1 bits in this field causes the corresponding bits of the <i>Context</i> register to be written with the high-order bits of the virtual address causing a TLB exception.  Behavior of the processor is <b>UNDEFINED</b> if non-contiguous 1 bits are written into the register field.	R/W	0x007ffff0	Required

Table 9.6 describes some useful ContextConfig values.

**Table 9.6 Recommended ContextConfig Values** 

Value	Page Table Organization	Page Size	PTE Size	Compliance
0x007ffff0	Single Level	4K	64 bits/page	REQUIRED
0x007ffff8	Single Level	2K	32 bits/page	RECOMMENDED

### 9.9 UserLocal Register (CP0 Register 4, Select 2)

Compliance Level: Recommended.

The *UserLocal* register is a read-write register that is not interpreted by the hardware and conditionally readable via the RDHWR instruction.

If the MIPS® MT Module is implemented, the *UserLocal* register is instantiated per TC.

This register only exists if the Config3ULRI register field is set.

Figure 9.10 shows the format of the *UserLocal* register; Table 9.7 describes the *UserLocal* register fields.

### Figure 9.10 UserLocal Register Format



#### **Table 9.7 UserLocal Register Field Descriptions**

Fie	elds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
UserInfor- mation	310	This field contains software information that is not interpreted by the hardware.	R/W	Undefined	Required

#### **Programming Notes**

Privileged software may write this register with arbitrary information and make it accessable to unprivileged software via register 29 (ULR) of the RDHWR instruction. To do so, bit 29 of the *HWREna* register must be set to a 1 to enable unprivileged access to the register. In some operating environments, the *UserLocal* register contains a pointer to a thread-specific storage block that is obtained via the RDHWR register.

### 9.10 PageMask Register (CP0 Register 5, Select 0)

Compliance Level: Required for TLB-based MMUs; Optional otherwise.

The *PageMask* register is a read/write register used for reading from and writing to the TLB. It holds a comparison mask that sets the variable page size for each TLB entry, as shown in Table 9.9. Figure 9.11 shows the format of the *PageMask* register; Table 9.8 describes the *PageMask* register fields.

### Figure 9.11 PageMask Register Format



#### Table 9.8 PageMask Register Field Descriptions

F	ields	Read /			
Name	Bits	Description	Write	Reset State	Compliance
Mask	2813	The Mask field is a bit mask in which a "1" bit indicates that the corresponding bit of the virtual address should not participate in the TLB match.	R/W	Undefined	Required
MaskX	1211	In Release 2 of the Architecture (and subsequent releases), the MaskX field is an extension to the Mask field to support 1KB pages with definition and action analogous to that of the Mask field, defined above. If 1KB pages are enabled ( $Config3_{SP} = 1$ and $PageGrain_{ESP} = 1$ ), these bits are writable and readable, and their values are copied to and from the TLB entry on a TLB write or read, respectively. If 1KB pages are not enabled ( $Config3_{SP} = 0$ or $PageGrain_{ESP} = 0$ ), these bits are not writable, return zero on read, and the effect on the TLB entry on a write is as if they were written with the value 0b11. In Release 1 of the Architecture, these bits must be written as zero, return zero on read, and have no effect on the virtual address translation.	R/W	0 (See Description)	Required (Release 2)
0	3129,	Ignored on write; returns zero on read.	R	0	Required
	100				

Table 9.9 Values for the Mask and MaskX<sup>1</sup> Fields of the PageMask Register

Page Size	Values for Mask field (Isb of value is located at PageMask <sub>13</sub> )	Values for MaskX <sup>1</sup> field
1 KByte	0x0	0x0
4 KByte	0x0	0x3
16 KByte	0x3	0x3
64 KByte	0xF	0x3
256 KByte	0x3F	0x3
1 MByte	0xFF	0x3
4 MByte	0x3FF	0x3
16 MByte	0xFFF	0x3
64 MByte	0x3FFF	0x3
256 MByte	0xFFFF	0x3

<sup>1.</sup> PageMask<sub>12...11</sub> = PageMask<sub>MaskX</sub> exists only on implementations of Release 2 of the architecture and are treated as if they had the value 0b11 if 1K pages are not enabled ( $Config3_{SP} = 0$  or  $PageGrain_{FSP} = 0$ ).

It is implementation-dependent how many of the encodings described in Table 9.9 are implemented. All processors must implement the 4KB page size. If a particular page size encoding is not implemented by a processor, a read of the *PageMask* register must return zeros in all bits that correspond to encodings that are not implemented, thereby potentially returning a value different than that written by software.

Software may determine which page sizes are supported by writing all ones to the *PageMask* register, then reading the value back. If a pair of bits reads back as ones, the processor implements that page size. The operation of the processor is **UNDEFINED** if software loads the *Mask* field with a value other than one of those listed in Table 9.9, even if the hardware returns a different value on read. Hardware may depend on this requirement in implementing hardware structures

#### Config3<sub>SP</sub> **Programming Note:**

In implementations of Release 2 (and subsequent releases) of the Architecture, the *MaskX* field of the *PageMask* register must be written with 0b11 and the TLB must be flushed before each instance in which the value of the *PageGrain* register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

### 9.11 PageGrain Register (CP0 Register 5, Select 1)

**Compliance Level:** Required for implementations of Release 2 (and subsequent releases) of the Architecture that include TLB-based MMUs and support 1KB pages, the XI/RI TLB protection bits, multiple types of Machine Check exceptions; Required for SmartMIPS<sup>TM</sup> ASE; Required for XPA (Config3<sub>I,PA</sub>=1); Optional otherwise.

The *PageGrain* register is a read/write register used for enabling 1KB page support, the XI/RI TLB protection bits, reporting the type of Machine Check exception, and Extended Physical Addressing. The *PageGrain* register is present in both the SmartMIPS<sup>TM</sup> ASE and in Release 2 (and subsequent releases) of the Architecture. As such, the description below only describes the fields relevant to Release 2 of the Architecture. In implementations of both Release 2 of the Architecture and the SmartMIPS<sup>TM</sup> ASE, the ASE definitions take precedence. Figure 9-12 shows the format of the *PageGrain* register; Table 9.10 describes the *PageGrain* register fields.

### Figure 9-12 PageGrain Register Format

31	30	29	28	27	26	25 13	12	8	7	5	4 0
RIE	XIE	ELPA	ESP	IEC	S32	0	ASE		0		MCCause

### **Table 9.10 PageGrain Register Field Descriptions**

Fie	elds			Read /		
Name	Bits		Description	Write	Reset State	Compliance
RIE	31	Read Inhibit En	able.	R/W	0	Required by
		Encoding	Meaning	or R		SmartMIPS ASE;
		0	RI bit of the EntryLo0 and EntryLo1 registers is disabled and not writeable by software.			Optional otherwise
		1	RI bit of the EntryLo0 and EntryLo1 registers is enabled.			
		by either the S/	onal. The existence of this bit is denoted <i>M</i> or <i>RXI</i> bits in <i>Config3</i> . If this bit is not the <i>RI</i> bit in the <i>EntryLo*</i> registers is not			

**Table 9.10 PageGrain Register Field Descriptions (Continued)** 

Fiel	lds			Deed/		
Name	Bits		Description	Read / Write	Reset State	Compliance
XIE	30	Execute Inhibit	Enable.	R/W or	0	Required by SmartMIPS
		Encoding	Meaning	R		ASE; Optional
		0	XI bit of the EntryLoO and EntryLo1 registers is disabled and not writeable by software.			otherwise
		1	XI bit of the EntryLo0 and EntryLo1 registers is enabled.			
		by either the Sa	onal. The existence of this bit is denoted <i>M</i> or <i>RXI</i> bits in the <i>Config3</i> register. If ttable, the <i>XI</i> bit in the <i>EntryLo*</i> registers inted.			
ASE	128	ASE and are no the Architecture	e control features of the SmartMIPS <sup>TM</sup> t used in implementations of Release 2 of e unless such an implementation also SmartMIPS <sup>TM</sup> ASE.	0	0	Required
ELPA	29	Enables suppo	rt for large physical addresses.	R/W	0	Required
		Encoding	Meaning			(Release 5)
		0	Large physical address support is not enabled			
		1	Large physical address support is enabled (XPA)			
		cessor 0 registe  The PFNX for ters is writable form the full  Access to op LLAddr, Tag If this bit is a 0 registers or fiel ELPA is only with the support XF For implementa	the following changes occur to Coprors:  ield of the <i>EntryLo0</i> and <i>EntryLo1</i> regisle and concatenated with the <i>PFN</i> field to page frame number.  tional COP0 registers with PA extension, $pLo$ is defined.  and $Config3_{LPA} = 1$ , then writes to above ds are ignored and reads return 0.  virteable in a Release 5 implementation PA i.e., $Config3_{LPA} = 1$ .  ations prior to Release 5 of the Architecturns zero on read.			

**Table 9.10 PageGrain Register Field Descriptions (Continued)** 

Fie	elds			Read /		
Name	Bits	Description			Reset State	Compliance
ESP	28	Enables support for 1KB pages.			0	Required
		Encoding	Meaning			
		0	1KB page support is not enabled			
		1	1KB page support is enabled			
		cessor 0 registe  The <i>PFN</i> fie ters holds the field is shifte tion).  The <i>MaskX</i> able and is co to form the " The <i>VPN2X</i> and bits 121  The virtual a to reflect the If <i>Config3<sub>SP</sub></i> =	the following changes occur to copro- rs: Id of the EntryLoO and EntryLo1 regis- physical address down to bit 10 (the d left by 2 bits from the Release 1 defini- field of the PageMask register is writ- oncatenated to the right of the Mask field don't care" mask for the TLB entry. field of the EntryHi register is writable of the virtual address. ddress translation algorithm is modified smaller page size.  O, 1KB pages are not implemented, and ed on write and returns zero on read.			
IEC	27	Enables unique Execute-Inhibit	exception codes for the Read-Inhibit and exceptions.	R/W	0	Required
		Encoding	Meaning			
		0	Read-Inhbit and Execute-Inhibit exceptions both use the TLBL exception code.			
		1	Read-Inhibit exceptions use the TLBRI exception code. Execute-Inhibit exceptions use the TLBXI exception code			
		this bit is ignore	tions which follow the SmartMIPS ASE, ed by the hardware, meaning the d Execute-Inhibit exceptions can only xception code.			
0	2513, 75	Must be written	as zero; returns zero on read.	0	0	Reserved

Table 9.10 PageGrain Register Field Descriptions (Continued)

Fields				D1/		
Name	Bits		Description	Read / Write	Reset State	Compliance
MCCause	40	Machine Check Check Excepti	k Cause . Only valid after a Machine on.	R	0	Optional if multiple types
		Encoding	Meaning			of Machine Check are
		0	No Machine Check Reported			supported.;
		1	Multiple Hit in TLB(s).			Otherwise not needed.
		2	Multiple Hits in TLB(s) for speculative accesses. The value in EPC might not point to the faulting instruction.			
		3	For Dual VTLB and FTLB. A page with EntryHi <sub>EHINV</sub> =0 is written into FTLB and PageMask is not set to a pagesize that is supported by the FTLB.			
		4	For Dual VTLB and FTLB. A page with EntryHi <sub>EHINV</sub> =0 is written into FTLB but the VPN2 field is not consistent with the TLB set seletected by the Index register.			
		5	For Hardware Page Table Walker and Dual Page Mode of Directory Level PTEs - first PTE accessed from memory has PTEVld bit set but second PTE accessed from memory does not have PTEVld bit set.			
		6	For Hardware Page Table Walker and derived Huge Page size is power-of-4 but Dual Page mode not implemented.			
		24-31	Implementation specific			
		Others	Reserved			

### **Programming Note:**

In implementations of Release 2 (and subsequent releases) of the Architecture, the following fields must be written with the specified values, and the TLB must be flushed before each instance in which the value of the *PageGrain* register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

Field	Required Value
EntryLoO <sub>PFN</sub> , EntryLo1 <sub>PFN</sub>	0
EntryLo0 <sub>PFNX</sub> , EntryLo1 <sub>PFNX</sub>	0
PageMask <sub>MaskX</sub>	0b11
EntryHi <sub>VPN2X</sub>	0

Note also that if *PageGrain* is changed, a hazard may be created between the instruction that writes *PageGrain* and a subsequent CACHE instruction. This hazard must be cleared using the EHB instruction.

## 9.12 SegCtI0 (CP0 Register 5, Select 2)

# 9.13 SegCtl1 (CP0 Register 5, Select 3)

## 9.14 SegCtl2 (CP0 Register 5, Select 4)

**Compliance Level:** *Required* for programmable memory segmentation; *Optional* otherwise.

The Segmentation Control registers allow configuring the memory segmentation system. If implemented, the Segmentation Configurations are always active.

The address space is split into six segments. The behavior of each region is controlled by a Segment Configuration. See Section 4.10 "Segmentation Control".

Segmentation Control allows address-specific behaviors defined by the Privileged Resource Architecture to be modified or disabled.

The Segmentation Control registers are instantiated per-VPE in an MT Module processor.

The existence of the Segmentation Control registers is denoted by the SC field within the Config3 register.

The *EntryHi* EHINV TLB invalidate feature is required by Segmentation Control. The legacy software method of representing an invalid TLB entry by using an unmapped address value is not guaranteed to work.

Figure 9.13 shows the format of the SegCtl0 Register.

Figure 9.13 SegCtI0 Register Format (CP0 Register 5, Select 2)



Table 9.11 SegCtI0 Register Field Descriptions

Field	s		Read /		
Name	Bits	Description	Write	Reset State	
CFG 1	3116	Segment Configuration 1, see Table 9.14	R/W	Implementa-	
CFG 0	150	Segment Configuration 0, see Table 9.14	R/W	tion Depen- dent	

Figure 9.14 shows the format of the SegCt/1 Register.

### Figure 9.14 SegCtl1 Register Format (CP0 Register 5, Select 3)



### Table 9.12 SegCtl1 Register Field Descriptions

Field	s		Read /	
Name	Bits	Description	Write	Reset State
CFG 3	3116	Segment Configuration 3, see Table 9.14	R/W	Implementa-
CFG 2	150	Segment Configuration 2, see Table 9.14	R/W	tion Depen- dent

Figure 9.15 shows the format of the SegCtl2 Register.

Figure 9.15 SegCtl2 Register Format (CP0 Register 5, Select 4)



Table 9.13 SegCtl2 Register Field Descriptions

Field	s		Read /		
Name	Bits	Description	Write	Reset State	
CFG 5	3116	Segment Configuration 5, see Table 9.14	R/W	Implementa-	
CFG 4	150	Segment Configuration 4, see Table 9.14	R/W	tion Depen- dent	

Table 9.14 describes the CFG (Segment Configuration) fields defined in all CFG fields of the Segmentation Control registers.

Table 9.14 CFG (Segment Configuration) Field Description

Fields			Read /	
Name	Bits	Description	Write	Compliance
PA	159	Physical address bits for Segment, for use when unmapped. See Section 4.10 "Segmentation Control". This field is provisioned to support mapping of up to a 36-bit physical address.	R/W	Required
0	87	Reserved.	R0	Required
AM	64	Access control mode. See Table 9.15.	R/W	Required
EU	3	Error condition behavior. Segment becomes unmapped and uncached when <i>Status</i> <sub>ERL</sub> =1.	R/W	Required
С	20	Cache coherency attribute, for use when unmapped. As defined by base architecture.	R/W	Required

Table 9.15 describes the access control modes specifiable in the  $CFG_{AM}$  field.

**Table 9.15 Segment Configuration Access Control Modes** 

		Action when	referenced fro Mode	om Operating	
Mode		User mode	Supervisor mode	Kernel mode	Description
UK	000	Address Error	Address Error	Unmapped	Kernel-only unmapped region e.g. kseg0, kseg1
MK	001	Address Error	Address Error	Mapped	Kernel-only mapped region e.g. kseg3
MSK	010	Address Error	Mapped	Mapped	Supervisor and kernel mapped region e.g. ksseg, sseg
MUSK	011	Mapped	Mapped	Mapped	User, supervisor and kernel mapped region e.g. useg, kuseg, suseg
MUSUK	100	Mapped	Mapped	Unmapped	Used to implement a fully-mapped flat address space in user and supervisor modes, with unmapped regions which appear in kernel mode.
USK	101	Address Error	Unmapped	Unmapped	Supervisor and kernel unmapped region e.g. sseg in a fixed mapping TLB.
UUSK	111	Unmapped	Unmapped	Unmapped	Unrestricted unmapped region

Table 9.16 describes a configuration of Segmentation Control equivalent to legacy fixed partitioning. This is a recommended reset configuration for conformance with legacy fixed segmentation.

Table 9.16 Segment Configuration legacy reset state

CFG	Segment	AM	PA	С	EU
0	kseg3	MK	Undefined	Undefined	0
1	ksseg, sseg	MSK	Undefined	Undefined	0
2	kseg1	UK	0x000	2	0
3	kseg0	UK	0x000	3	0
4	kuseg, suseg, useg	MUSK	0x002	Undefined	1
5	kuseg, suseg, useg	MUSK	0x000	Undefined	1

Table 9.17 describes the partitioning of the microMIPS32 Address Space and the virtual address range mapped by each Segment Configuration (CFG).

Table 9.17 Segment Configuration partitioning of MIPS32 address space

CFG	Virtual Address range	Equivalent Segment name(s)
0	0xFFFF FFFF through 0xE000 0000	kseg3
1	0xDFFF FFFF through 0xC000 0000	ksseg, sseg

Table 9.17 Segment Configuration partitioning of MIPS32 address space

CFG	Virtual Address range	Equivalent Segment name(s)
2	0xBFFF FFFF through 0xA000 0000	kseg1
3	0x9FFF FFFF through 0x8000 0000	kseg0
4	0x7FFF FFFF through 0x4000 0000	kuseg, useg, suseg
5	0x3FFF FFFF through 0x0000 0000	

## 9.15 PWBase Register (CP0 Register 5, Select 5)

**Compliance Level:** *Required* for the hardware page walker feature.

The *PWBase* register contains the Page Table Base virtual address, used as the starting point for hardware page table walking. It is used in combination with the *PWField* and *PWSize* registers.


The PWBase register is instantiated per-VPE in an MT Module processor.

The existence of this register is denoted when  $Config3_{PW}=1$ .

The operation of page table walking is described in Section 4.12 "Hardware Page Table Walker".

Figure 9.16 shows the format of the PWBase register; Table 9.18 describes the PWBase register fields.

#### Figure 9.16 PWBase Register Format



#### **Table 9.18 PWBase Register Field Descriptions**

Fields				Reset		
Name	Bits	Description	Write	State	Compliance	
PWBase	310	Page Table Base address pointer	R/W	0	Required	

## 9.16 PWField Register (CP0 Register 5, Select 6)

**Compliance Level:** *Required* for the hardware page walker feature.

The *PWField* register configures hardware page table walking for TLB refills. It is used in combination with the *PWBase* and *PWSize* registers.

The hardware page walker feature supports multi-level page tables - up to four directory levels plus one page table level. The lowest level of any page table system is an array of Page Table Entries (PTEs). This array is known as a Page Table (PT) and is indexed using bits from the faulting address. A single-level page table system contains only a single Page Table.

A multi-level page table system forms a tree structure - the lowest (leaf) elements of which are Page Table Entries. Levels above the lowest Page Table level are known as Directories. A directory consists of an array of pointers. Each pointer in a directory is either to another directory or to a Page Table.

The Page Table and the Directories are indexed by bits extracted from the faulting address. The *PWBase* register contains the base address of the first Directory or Page Table which will be accessed. The *PWSize* register specifies the number of index bits to be used for each level. The *PWField* register specifies the location of the index fields in the faulting address.

This register only exists if  $Config3_{PW}=1$ .

The PWField register is instantiated per-VPE in an MT Module processor.

If a synchronous exception condition is detected on a read operation during hardware page-table walking, the automated process is aborted and a TLB Refill exception is taken.

Figure 9.17 shows the formats of the *PWField* Register; Table 9.19 describes the *PWField* register fields.

### Figure 9.17 PWField Register Format

31 30	29 24	23 18	17 12	11 6	5 0	
0	GDI	UDI	MDI	PTI	PTEI	

### **Table 9.19 PWField Register Field Descriptions**

Field	ls		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	3130	Must be written as zero; returns zero on read.	o; returns zero on read. R0 0		Required
GDI	2924	Global Directory index. Least significant bit of the index field extracted from the faulting address, which is used to index into the Global Directory. The number of index bits is specified by <i>PWSize<sub>GDW</sub></i> .  Upper Directory index. Least significant bit of the index field extracted from the faulting address, which is used to index into the Upper Directory. The number of index bits is specified by <i>PWSize<sub>UDW</sub></i> .		Required when <i>PWSize<sub>GDW</sub></i> is implemented	
UDI	2318			0	Required when PWSize <sub>UDW</sub> is implemented
MDI	1712	Middle Directory index. Least significant bit of the index field extracted from the faulting address, which is used to index into the Middle Directory. The number of index bits is specified by <i>PWSize<sub>MDW</sub></i> .	R/W	0	Required when PWSize <sub>MDW</sub> is implemented
PTI	116	Page Table index. Least significant bit of the index field extracted from the faulting address, which is used to index into the Page Table. The number of index bits is specified by <i>PWSize</i> <sub>PTW</sub> .		0	Required

Table 9.19 PWField Register Field Descriptions (Continued)

Field	ls		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
PTEI	50	Page Table Entry shift. Specifies the logical right shift and rotation which will be applied to Page Table Entry values loaded by hardware page table walking.	R/W	0	Required
		The entire PTE is logically right shifted by <i>PTEI-2</i> bits first. The purpose of this shift is to remove the SW-only bits from what will be written into the TLB entry. Then the two least-significant bits of the shifted value are rotated into position for the RI and XI protection bit locations within the TLB entry.			
		A value of 2 means rotate the right-most 2 bits into the RI/XI bit positions for the TLB entry.			
		A value of 3 means logical shift right by 1 bit the entire PTE and then rotate the right-most 2 bits into the RI/XI positions for the TLB entry. A value of 4 means logical shift right by 2bits the entire PTE and then rotate the right-most 2 bits into the RI/XI positions for the TLB entry.			
		The values of 1 and 0 are RESERVED and should not be used; the operation of the HW Page Walker is <b>UNPRE-DICTABLE</b> for these cases.			
		If the <i>PTEI</i> value is larger than the width of EntryLo0, then the value is treated as value-32. For example, a <i>PTEI</i> value of 34 is interpreted as PTEI=2. The values of 33 and 32 are RESERVED and should not be used; the operation of the HW Page Walker is <b>UNPREDICTABLE</b> for these cases.			
		The set of available non-zero shifts is implementation-dependent. Software can discover the available values by writing this field. If the requested shift value is not available, <i>PTEI</i> will contain zero on read. A shift of zero must be implemented.			

Note that the *PTEI* field can be incorrectly programmed so that the entire PFN, C, V, G TLB fields are overwritten with zeros by the logical right shift operation. The intention of this facility is to only remove the SW-only bits of the PTE from the value which will be later written into the TLB.

# 9.17 PWSize Register (CP0 Register 5, Select 7)

**Compliance Level:** *Required* for the hardware page walk feature.

The *PWSize* register configures hardware page table walking for TLB refills. It is used in combination with the *PWBase* and *PWField* registers.

The operation of page table walking is described in Section 4.12 "Hardware Page Table Walker".

The hardware page walk feature supports multi-level page tables - up to three directory levels plus one page table level. The lowest level of any page table system is an array of Page Table Entries (PTEs). This array is known as a Page Table (PT) and is indexed using bits from the faulting address. A single-level page table system contains only a single Page Table.

A multi-level page table system forms a tree structure - the lowest (leaf) elements of which are Page Table Entries. Levels above the lowest Page Table level are known as Directories. A directory consists of an array of pointers. Each pointer in a directory is either to another directory or to a Page Table.

The Page Table and the Directories are indexed by bits extracted from the faulting address *BadVAddr*. The *PWBase* register contains the base address of the first Directory or Page Table which will be accessed. The *PWSize* register specifies the number of index bits to be used for each level. The *PWField* register specifies the location of the index fields in *BadVAddr*.

Index values used to access Directories are multiplied by the native pointer size for the refill. For 32-bit addressing, the native pointer size is 32 bits (2 bit left shift). The index value used to access the Page Table is multiplied by the native pointer size. An additional multiplier (left shift value) can be specified using the *PWSize*<sub>PTEW</sub> field. This allows space to be allocated in the Page Table structure for software-managed fields.

This register only exists if  $Config3_{PW}=1$ .

The PWSize register is instantiated per-VPE in an MT Module processor.

Figure 9.18 shows the formats of the PWSize Register; Table 9.20 describes the PWSize register fields.

### Figure 9.18 PWSize Register Format

31	30	29	24	23 18	17 12	11 6	5	0
0	PS	GDW		UDW	MDW	PTW	PTEW	

### **Table 9.20 PWSize Register Field Descriptions**

Field	ds			Read /	Reset	
Name	Bits	=	Description		State	Compliance
0	31	Must be written	as zero; returns zero on read.	0	0	Required
PS	0		Pointer Size - this is only used by the 64-bit architectures. For the 32-bit architectures, this bit is fixed to 0.		0	Required
GDW	2924	Global Director	y index width.	R/W	0	Recommended
		Value	Meaning			
		0	No read is performed using Global Directory index.			
		Non-zero	Number of bits to be extracted from <i>BadVAddr</i> to create an index into the Global Directory. The least significant bit of the field is specified by <i>PWField<sub>GDI</sub></i> .			
UDW	2318	Upper Directory	y index width.	R/W	0	Recommended
		Value	Meaning			
		0	No read is performed using Upper Directory index.			
		Non-zero	Number of bits to be extracted from <i>BadVAddr</i> to create an index into the Upper Directory. The least significant bit of the field is specified by <i>PWField<sub>UDI</sub></i> .			
MDW	1712	Middle Director	ry index width.	R/W	0	Recommended
		Value	Meaning			
		0	No read is performed using Middle Directory index.			
		Non-zero	Number of bits to be extracted from <i>BadVAddr</i> to create an index into the Middle Directory. The least significant bit of the field is specified by <i>PWField<sub>MDI</sub></i> .			

**Table 9.20 PWSize Register Field Descriptions** 

Field	ls			Read /	Reset	
Name	Bits		Description		State	Compliance
PTW	116	Page Table inde	x width.	R/W	0	Required
		Value	Meaning			
		0	UNPREDICTABLE			
		Non-zero	Number of bits to be extracted from <i>BadVAddr</i> to create an index into the Page Table. The least significant bit of the field is specified by <i>PWField</i> <sub>PTI</sub> .			
PTEW	50	addition to the s size of the mach The set of avail. Software can di field. If the requ	It shift applied to the Page Table index, in hift required to account for the native data nine.  The able shifts is implementation-dependent. It is scover the available values by writing this nested shift value is not available, PTEW as zero. A shift of one must be imple-	R/W	0	Required

Table 9.21 describes valid  $PWSize_{PS/PTEW}$  and  $PWCtl_{HugePg}$  settings.

### Table 9.21 PS/PTEW Usage

PWSize <sub>PS</sub>	PWCtl <sub>HugePg</sub>	PWSize <sub>PTEW</sub>	Pointer Addressing	Directory Pointer Size	Non-Leaf PTE Size	Leaf PTE Size	Suggested Use Case
0	0	0	32 bits	32 bits	N/A	32 bits	32-bit
0	0	1	32 bits	32 bits	N/A	64 bits	32-bit with PA>32bits
0	1	0	32 bits	32 bits	32 bits	32 bits	32-bit with Huge Pages
0	1	1	32 bits	64 bits <sup>1</sup>	64 bits	64 bits	32-bit with Huge Pages & PA>32 bits
N/A	N/A	>1					Not supported

<sup>1.</sup> The "Directory Pointer Size" column denotes how many bytes of memory is used for each pointer in the directory levels. If this size is larger than the pointer itself, the pointer uses the least significant bytes.

## 9.18 Wired Register (CP0 Register 6, Select 0)

Compliance Level: Required for TLB-based MMUs; Optional otherwise.

The *Wired* register is a read/write register that specifies the boundary between the wired and random entries in the TLB as shown in Figure 9.19.




Figure 9.19 Wired And Random Entries In The TLB

The width of the *Wired* field is calculated in the same manner as that described for the *Index* register. *Wired* entries are fixed, non-replaceable entries which are not overwritten by a TLBWR instruction. *Wired* entries can be overwritten by a TLBWI instruction.

The *Wired* register is set to zero by a Reset Exception. Writing the *Wired* register causes the *Random* register to reset to its upper bound.

The operation of the processor is **UNDEFINED** if a value greater than or equal to the number of TLB entries is written to the *Wired* register.

Figure 9.19 shows the format of the Wired register; Table 9.22 describes the Wired register fields.



Figure 9.20 Wired Register Format

## **Table 9.22 Wired Register Field Descriptions**

Field	ds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
0	31n	Must be written as zero; returns zero on read.	0	0	Reserved
Wired	n-10	TLB wired boundary	R/W	0	Required

9.18 V	Nired R	eaister (	CP0	Register	6.	Select 0	١
--------	---------	-----------	-----	----------	----	----------	---

## 9.19 PWCtl Register (CP0 Register 6, Select 6)

**Compliance Level:** *Required* for the hardware page walker feature.

The *PWCtl* register configures hardware page table walking for TLB refills. It is used in combination with the *PWBase*, *PWField* and *PWSize* registers.

Hardware page table walking is disabled when *PWCtl<sub>PWFn</sub>*=0.

The hardware page walker feature supports multi-level page tables - up to four directory levels plus one page table level. The lowest level of any page table system is an array of Page Table Entries (PTEs). This array is known as a Page Table (PT) and is indexed using bits from the faulting address. A single-level page table system contains only a single Page Table.

A multi-level page table system forms a tree structure - the lowest (leaf) elements of which are Page Table Entries. Levels above the lowest Page Table level are known as Directories. A directory consists of an array of pointers. Each pointer in a directory is either to another directory or to a Page Table.

The Page Table and the Directories are indexed by bits extracted from the faulting address *BadVAddr*. The *PWBase* register contains the base address of the first Directory or Page Table which will be accessed. The *PWSize* register specifies the number of index bits to be used for each level. The *PWField* register specifies the location of the index fields in *BadVAddr*.

The existence of this register is denoted when  $Config3_{PW}=1$ .

The PWField register is instantiated per-VPE in an MT Module processor.

Figure 9.21 shows the formats of the *PWCtt* Register; Table 9.23 describes the *PWCtt* register fields.

#### Figure 9.21 PWCtl Register Format



#### **Table 9.23 PWCtl Register Field Descriptions**

Fields Name Bits			Read /	Reset	
		Description	Write	State	Compliance
PWEn	31	Hardware Page Table walker enable If this bit is set, then the Hardware Page Table is enabled.	R/W 0		Required
-	308	Reserved, Must be written as zero; returns zero on read.	R0	0	Required
DPH	7	Dual Page format of Huge Page support. This bit is only used when <i>HugePg</i> =1.  If <i>DPH</i> bit is set, then a Huge Page PTE can represent a power-of-4 memory region or a 2x power-of-4 memory region. For the first case, one PTE is used for even TLB page and the adjacent PTE is used for the odd PTE. For the latter case, the Hardware will synthesize the physical addresses for both the even and odd TLB pages from the single PTE entry.  If <i>DPH</i> bit is clear, then a Huge Page PTE can only represent a region that is 2 x power-of-4 in size. For this case, the Hardware will synthesize the physical addresses for both the even and odd TLB pages from the single PTE entry.	R or R/W	0	Required
HugePg	6	Huge Page PTE supported in Directory levels. If this bit is set, then Huge Page PTE in non-leaf table (i.e., directory level) is supported.	R or R/W	0	Required
PSn	5:0	Bit position of <i>PTEvId</i> in Huge Page PTE. Only used when <i>HugePg</i> field is set.	R/W	0	Required

If the implementation supports Huge Pages, then Software enables Huge Pages by setting  $PWCtl_{HugePg}=1$ . Software can disable Huge Pages by setting  $PWCtl_{HugePg}=0$ . An implementation that does not support Huge Pages is required to hardwire  $PWCtl_{HugetPg}=0$  read-only. Software can determine Huge Page support by writing 1 to  $PWCtl_{HugePg}$ , if a following read returns 0, then Huge Page support is not implemented.

The *PWCtlPsn* field is provisioned at 6 bits, allowing a starting bit position for *PTEvId* up to bit 64 in the PTE. An implementation may choose to support a more limited range by hardwiring an implementation defined number of the high order bits of  $PWCtl_{Psn}$  to 0. Software can determine the supported range by writing ones to  $PWCtl_{Psn}$  then reading.

For non-Leaf

Table 9.24 describes how the *HugePg* field is used to denote whether Huge Pages are supported or not.

Table 9.24 HugePg Field and Huge Page configurations

	Type o	f Entry	Rsvd Field in Non-	Comment	
PWCTL <sub>HugePg</sub>	Non-Leaf	Leaf	leaf entry		
0	Always Pointer	Always PTE	X	No Huge-Page Support	
	PTE <sub>PTEVId</sub> not used	PTE <sub>PTEVld</sub> not used			
1	PTE <sub>PTEVId</sub> =0 means Pointer	Always PTE	Must be 0	Huge-Page Support	
	PTE <sub>PTEVId</sub> =1 means Huge Page	PTE <sub>PTEVld</sub> not used			

Table 9.25 describes how Huge Pages are represented in the Directory Levels.

**Table 9.25 Huge Page representation in Directory Levels** 

	Size of H	uge Page	
PWCTL <sub>DPH</sub>	Power of 4	non-Power of 4	Comment
0	Not Allowed	Allowed	Huge-Page region can only be 2x power-of-4
	If encountered, HW Page Walker aborts and TLB Refill exception is taken.	1 0	
1	Allowed	Allowed	Huge-Page region can be any power-of- 2
		Even TLB page and Odd TLB page entries both derived from single PTE	(either power of 4 or 2x power-of-4)

# 9.20 HWREna Register (CP0 Register 7, Select 0)

**Compliance Level:** *Required* (Release 2).

The *HWREna* register contains a bit mask that determines which hardware registers are accessible via the RDHWR instruction when that instruction is executed in a mode in which coprocessor 0 is not enabled.

Figure 9.22 shows the format of the HWREna Register; Table 9.26 describes the HWREna register fields.

#### Figure 9.22 HWREna Register Format



### **Table 9.26 HWREna Register Field Descriptions**

Fie	lds		Read /	Reset		
Name Bits		Description	Write	State	Compliance	
3130	Impl	These bits enable access to the implementation-dependent hardware registers 31 and 30.  If a register is not implemented, the corresponding bit returns a zero and is ignored on write.		0	Optional - Reserved for Implementations	
		If a register is implemented, access to that register is enabled if the corresponding bit in this field is a 1 and disabled if the corresponding bit is a 0.				
Mask	290	Each bit in this field enables access by the RDHWR instruction to a particular hardware register (which may not be an actual register).	R/W	0	Required	
		If RDHWR register 'n' is not implemented, bit 'n' of this field returns a zero and is ignored on a write.				
		If RDHWR register 'n' is implemented, access to the register is enabled if bit 'n' in this field is a 1 and disabled if bit 'n' of this field is a 0.  See the RDHWR instruction for a list of valid hardware registers.				
		Table 9.27 lists the RDHWR registers, and register number 'n' corresponds to bit 'n' in this field.				

Using the <i>HWREna</i> register, privileged software may select which of the hardware registers are accessible via the RDHWR instruction. In doing so, a register may be virtualized at the cost of handling a Reserved Instruction Exception, interpreting the instruction, and returning the virtualized value. For example, if it is not desirable to provide lirect access to the <i>Count</i> register, access to that register may be individually disabled and the return value can be vir-2/15/1\$truccabch

### 9.21 BadVAddr Register (CP0 Register 8, Select 0)

#### Compliance Level: Required.

The BadVAddr register is a read-only register that captures the most recent virtual address that caused one of the following exceptions:

- Address error (AdEL or AdES)
- TLB Refill
- TLB Invalid (TLBL, TLBS)
- · TLB Modified

The *BadVAddr* register does not capture address information for cache or bus errors, or for Watch exceptions, since none is an addressing error.

Figure 9.23 shows the format of the BadVAddr register; Table 9.28 describes the BadVAddr register fields.

#### Figure 9.23 BadVAddr Register Format



#### **Table 9.28 BadVAddr Register Field Descriptions**

Fie	lds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
BadVAddr	310	Bad virtual address	R	Undefined	Required

# 9.22 BadInstr Register (CP0 Register 8, Select 1)

Compliance Level: Optional

The *BadInstr* register is a read-only register that capture the most recent instruction which caused one of the following exceptions:

Instruction validity

Coprocessor Unusable, Reserved Instruction

Execution Exception

Integer Overflow, Trap, System Call, Breakpoint, Floating Point, Coprocessor 2 exception

Addressing

Address Error, TLB Refill, TLB Invalid, TLB Read Inhibit, TLB Execute Inhibit, TLB Modified

The *BadInstr* register is provided to allow acceleration of instruction emulation. The *BadInstr* register is only set by exceptions which are synchronous to an instruction. The *BadInstr* register is not set by Interrupts, NMI, Machine check, Bus Error or Cache Error exceptions. The *BadInstr* register is not set by Watch or EJTAG exceptions.

When a synchronous exception occurs for which there is no valid instruction word (for example TLB Refill - Instruction Fetch), the value stored in *BadInstr* is **UNPREDICTABLE**.

Presence of the *BadInstr* register is indicated by the *Config3<sub>BI</sub>* bit. The *BadInstr* register is instantiated per-VPE in an MT Module processor.

Figure 9.24 shows the proposed format of the BadInstr register; Table 9.29describes the BadInstr register fields.

#### Figure 9.24 BadInstr Register Format



#### **Table 9.29 BadInstr Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
BadInstr	31:0	Faulting instruction word. Instruction words smaller than 32 bits are placed in bits 15:0, with bits 31:16 containing zero.	R	Undefined	Optional

## 9.23 BadInstrP Register (CP0 Register 8, Select 2)

**Compliance Level:** Optional

The BadInstrP register is used in conjunction with the BadInstr register. The BadInstrP register contains the prior branch instruction, when the faulting instruction is in a branch delay slot.

The BadInstrP register is updated for these exceptions:

Instruction validity

Coprocessor Unusable, Reserved Instruction

Execution Exception

Integer Overflow, Trap, System Call, Breakpoint, Floating Point, Coprocessor 2 exception

Addressing

Address Error, TLB Refill, TLB Invalid, TLB Read Inhibit, TLB Execute Inhibit, TLB Modified

The BadInstrP register is provided to allow acceleration of instruction emulation. The BadInstrP register is only set by exceptions which are synchronous to an instruction. The BadInstrP register is not set by Interrupts, NMI, Machine check, Bus Error or Cache Error exceptions. The BadInstr register is not set by Watch or EJTAG exceptions.

When a synchronous exception occurs and the faulting instruction is not in a branch delay slot, then the value stored in *BadInstrP* is **UNPREDICTABLE**.

Presence of the *BadInstrP* register is indicated by the *Config3<sub>BP</sub>* bit. The *BadInstrP* register is instantiated per-VPE in an MT Module processor.

Figure 9.25 shows the proposed format of the BadInstrP register; Table 9.30describes the BadInstrP register fields.





#### **Table 9.30 BadInstrP Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
BadInstrP	31:0	Prior branch instruction. Instruction words smaller than 32 bits are placed in bits 15:0, with bits 31:16 containing zero.	R	Undefined	Optional

## 9.24 Count Register (CP0 Register 9, Select 0)

#### Compliance Level: Required.


The *Count* register acts as a timer, incrementing at a constant rate, whether or not an instruction is executed, retired, or any forward progress is made through the pipeline. The rate at which the counter increments is implementation-dependent, and is a function of the pipeline clock of the processor, not the issue width of the processor.

The *Count* register can be written for functional or diagnostic purposes, including at reset or to synchronize processors.

The Count register can also be read via RDHWR register 2.

Figure 9.26 shows the format of the Count register; Table 9.31 describes the Count register fields.

#### Figure 9.26 Count Register Format



#### **Table 9.31 Count Register Field Descriptions**

Fie	lds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
Count	310	Interval counter	R/W	Undefined	Required

# 9.25 Reserved for Implementations (CP0 Register 9, Selects 6 and 7)

Compliance Level: Implementation-dependent.

CP0 register 9, Selects 6 and 7 are reserved for implementation-dependent use and are not defined by the architecture.

## 9.26 EntryHi Register (CP0 Register 10, Select 0)

**Compliance Level:** Required for TLB-based MMU; Optional otherwise.

The EntryHi register contains the virtual address match information used for TLB read, write, and access operations.

A TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits  $VA_{31..13}$  of the virtual address to be written into the *VPN2* field of the *EntryHi* register. An implementation of Release 2 of the Architecture which supports 1KB pages also writes  $VA_{12..11}$  into the *VPN2X* field of the *EntryHi* register. A TLBR instruction writes the *EntryHi* register with the corresponding fields from the selected TLB entry. The *ASID* field is written by software with the current address space identifier value and is used during the TLB comparison process to determine TLB match.

Because the ASID field is overwritten by a TLBR instruction, software must save and restore the value of ASID around use of the TLBR. This is especially important in TLB Invalid and TLB Modified exceptions, and in other memory management software.

In Release 3 of the architecture, the VPN2 field of the TLB entry can be optionally invalidated. When this is done, the invalidated entry is ignored on address match for memory accesses. One method of invalidating the VPN2 field is the use of the EHINV field with the TLBWI instruction. This field exists if  $Config4_{IE}$  is set to a value of 2 or 3. This field is overwritten by a TLBR instruction, so software must save and restore the value of the EHINV field around the use of the TLBR instruction. This is especially important for the subsequent usage of TLBWI instructions.

The VPNX2 and VPN2 fields of the EntryHi register are not defined after an address error exception and these fields may be modified by hardware during the address error exception sequence. Software writes of the EntryHi register (via MTC0) do not cause the implicit write of address-related fields in the BadVAddr or Context registers.

Figure 9.27 shows the format of the EntryHi register; Table 9.32 describes the EntryHi register fields.

#### Figure 9.27 EntryHi Register Format



#### Table 9.32 EntryHi Register Field Descriptions

Fields			Read /	Reset	
Name	Bits	Description	Write State		Compliance
VPN2	3113	$VA_{3113}$ of the virtual address (virtual page number / 2). This field is written by hardware on a TLB exception or on a TLB read, and is written by software before a TLB write.	R/W	Undefined	Required

Table 9.32 EntryHi Register Field Descriptions

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
VPN2X	1211	In Release 2 of the Architecture (and subsequent releases), the <i>VPN2X</i> field is an extension to the <i>VPN2</i> field to support 1KB pages. These bits are not writable by either hardware or software unless <i>Config3<sub>SP</sub></i> = 1 and <i>PageGrain<sub>ESP</sub></i> = 1. If enabled for write, this field contains VA <sub>1211</sub> of the virtual address and is written by hardware on a TLB exception or on a TLB read, and is by software before a TLB write.  If writes are not enabled, and in implementations of Release 1 of the Architecture, this field must be written with zero and returns zeros on read.	R/W	0	Required (Release 2 and 1KB Page Support)
EHINV	10	TLB HW Invalidate  If $Config4_{IE} > 1$ , and this bit is set, the TLBWI instruction will invalidate the VPN2 field of the selected TLB entry.  If $Config4_{IE} > 1$ , a TLBR instruction will update this field withe the VPN2 invalid bit of the read TLB entry.	R/W	0	Optional in release 3. Required for TLBWI invalidate support.
ASIDX	98	If $Config4_{AE} = 1$ then these bits extend the ASID field.  If $Config4_{AE} = 0$ then Must be written as zero; returns zero on read.	If Config4 <sub>A</sub> E = 1 then R/W else 0	If Config4 <sub>AE</sub> = 1 then Undefined else 0	Required
ASID	70	Address space identifier. This field is written by hardware on a TLB read and by software to establish the current ASID value for TLB write and against which TLB references match each entry's TLB ASID field.	R/W	Undefined	Required (TLB MMU)

#### **Programming Note:**

In implementations of Release 2 (and subsequent releases) of the Architecture, the *VPN2X* field of the *EntryHi* register must be written with zero and the TLB must be flushed before each instance in which the value of the *PageGrain* register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

## 9.27 Compare Register (CP0 Register 11, Select 0)

#### Compliance Level: Required.

The *Compare* register acts in conjunction with the *Count* register to implement a timer and timer interrupt function. The *Compare* register maintains a stable value and does not change on its own.

When the value of the *Count* register equals the value of the *Compare* register, an interrupt request is made. In Release 1 of the architecture, this request is combined in an implementation-dependent way with hardware interrupt 5 to set interrupt bit IP(7) in the *Cause* register. In Release 2 (and subsequent releases) of the Architecture, the presence of the interrupt is visible to software via the  $Cause_{TI}$  bit and is combined in an implementation-dependent way with a hardware or software interrupt. For Vectored Interrupt Mode, the interrupt is at the level specified by the  $IntCtI_{IPTI}$  field.

For diagnostic purposes, the *Compare* register is a read/write register. In normal use however, the *Compare* register is write-only. Writing a value to the *Compare* register, as a side effect, clears the timer interrupt. Figure 9.28 shows the format of the *Compare* register; Table 9.33 describes the *Compare* register fields.

### Figure 9.28 Compare Register Format



#### **Table 9.33 Compare Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Compare	310	Interval count compare value	R/W	Undefined	Required

#### **Programming Note:**

In Release 2 of the Architecture, the EHB instruction can be used to make interrupt state changes visible when the *Compare* register is written. See 6.1.2.1 "Software Hazards and the Interrupt System" on page 84.

# 9.28 Reserved for Implementations (CP0 Register 11, Selects 6 and 7)

**Compliance Level:** *Implementation-dependent.* 

CP0 register 11, Selects 6 and 7 are reserved for implementation-dependent use and are not defined by the architecture.


# 9.29 Status Register (CP Register 12, Select 0)

#### Compliance Level: Required.

The *Status* register is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. Fields of this register combine to create operating modes for the processor. Refer to "MIPS32 and microMIPS32 Operating Modes" on page 23 for a discussion of operating modes, and "Interrupts" on page 73 for a discussion of interrupt modes.

Figure 9.29 shows the format of the Status register; Table 9.34 describes the Status register fields.

### Figure 9.29 Status Register Format



**Table 9.34 Status Register Field Descriptions** 

Field	ds			Read /	Reset	
Name	Bits	_	Description	Write	State	Compliance
CU (CU3 CU0)	3128	Controls access tively:	to coprocessors 3, 2, 1, and 0, respec-	R/W	Undefined	Required for all implemented
		Encoding	Meaning			coprocessors
		0	Access not allowed			
		1	Access allowed			
		ning in Kernel M state of the CUC In Release 2 (and and for 64-bit in tecture, execution ing those encoded by the CU1 enal for future use by If there is no procorresponding C as zero.	d subsequent releases) of the Architecture, applementations of Release 1 of the Architecture, or of all floating point instructions, included with the COP1X opcode, is controlled to ble. <i>CU3</i> is no longer used and is reserved to the Architecture.  Evision for connecting a coprocessor, the <i>CU</i> bit must be ignored on write and read			
RP	27	The specific opedent.  If this bit is not if and read as zero	power mode on some implementations. ration of this bit is implementation-dependently provided in the processor starts at full performance.	R/W	0	Optional

**Table 9.34 Status Register Field Descriptions (Continued)** 

Field	ds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
FR	26	This bit is used to control the floating point register mode for 64-bit floating point units:		R/W	Undefined	Required
		Encoding	Meaning			
		0	Floating point registers can contain any 32-bit datatype. 64-bit datatypes are stored in even-odd pairs of registers.			
		1	Floating point registers can contain any datatype			
		could implement of the Architectu and 64-bit procespoint unit. As of point is implement bit FPU, with the required. The FF to be required.  This bit must be	the Architecture, only MIPS64 processors is a 64-bit floating point unit. In Release 2 are (and subsequent releases), both 32-bit ssors can implement a 64-bit floating Release 5 of the Architecture, if floating ented then $FR = 1$ is required. I.e. the 64-bit FPU register model, is $R = 0$ 32-bit FPU register model continues			
			nditions: pint unit is implemented mplementation of Release 1 of the Archi-			
		(and subseque point unit is no Certain combina ations can cause bit FPR Enable" binations.  When software components of the components of	entation of Release 2 of the Architecture ent releases) in which a 64-bit floating of implemented tions of the FR bit and other state or oper- UNPREDICTABLE behavior. See "64-on page 24 for a discussion of these combanges the value of this bit, the contents bint registers are UNPREDICTABLE.			
RE	25		everse-endian memory references while running in user mode:	R/W	Undefined	Optional
		Encoding	Meaning			
		0	User mode uses configured endianness User mode uses reversed endianness			
		Mode references	Mode nor Kernel Mode nor Supervisor are affected by the state of this bit.  In the state of this bit.			

**Table 9.34 Status Register Field Descriptions (Continued)** 

Field	ds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
MX	24	on processors in the MDMX nor	o MDMX <sup>TM</sup> and MIPS® DSP resources applementing one of these ASEs. If neither the MIPS DSP Module is implemented, ignored on write and read as zero.  Meaning  Access not allowed  Access allowed	R if the processor implements neither the MDMX nor the MIPS DSP Modules; otherwise R/W	0 if the processor implements neither the MDMX nor the MIPS DSP Modules; otherwise Undefined	Optional
BEV	22	Controls the loca	ation of exception vectors:	R/W	1	Required
		Encoding	Meaning			
		0	Normal			
		1	Bootstrap			
		See "Exception	Vector Locations" on page 86 for details.			
TS <sup>1</sup>	21	entries. It is impleted detection occurs to the TLB. In Fine sequent release be reported on occurs, the process and sets this bit. This condition can be corresponded in the condition can be conditioned	e TLB has detected a match on multiple dementation-dependent whether this at all, on a write to the TLB, or an access Release 2 of the Architecture (and subses), multiple TLB matches may only a TLB write. When such a detection essor initiates a machine check exception. It is implementation-dependent whether the becorrected by software. If the condicated, this bit should be cleared by softwaring normal operation. distalization used to avoid a machine check grocessor initialization. Implemented, it must be ignored on write a not write a 1 to this bit when its value is an a 0-to-1 transition. If such a transition is are, it is UNPREDICTABLE whether as the write, accepts the write with no side at the such a machine check at the write and initiates a machine check at the write with no side at the write		0	Required if the processor detects and reports a match on multiple TLB entries

**Table 9.34 Status Register Field Descriptions (Continued)** 

Field	ds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
SR	20	Indicates that the was due to a Sof	e entry through the reset exception vector it Reset:	R/W	1 for Soft Reset; 0 oth-	Required if Soft Reset is imple-
		Encoding	Meaning		erwise	mented
		0	Not Soft Reset (NMI or Reset)			
		1	Soft Reset			
		and read as zero Software should 0, thereby causin caused by software	implemented, it must be ignored on write not write a 1 to this bit when its value is a ag a 0-to-1 transition. If such a transition is are, it is <b>UNPREDICTABLE</b> whether is or accepts the write.			
NMI	19	Indicates that the was due to an N	e entry through the reset exception vector MI exception:	R/W	1 for NMI; 0 otherwise	Required if NMI is implemented
		Encoding	Meaning			
		0	Not NMI (Soft Reset or Reset)			
		1	NMI			
		and read as zero. Software should 0, thereby causin caused by software	implemented, it must be ignored on write not write a 1 to this bit when its value is a g a 0-to-1 transition. If such a transition is are, it is <b>UNPREDICTABLE</b> whether s or accepts the write.			
ASE	18	If MCU ASE is	red for the MCU ASE.  not implemented, then this bit must be returns zero on read.	0 if MCU ASE is not implemented	0 if MCU ASE is not implemented	Required for MCU ASE; Oth- erwise Reserved
Impl	1716	defined by the ar	replementation-dependent and are not rehitecture. If they are not implemented, ored on write and read as zero.		Undefined	Optional
IM7IM2	1510	ware interrupts.	Controls the enabling of each of the hard- Refer to "Interrupts" on page 73 for a sion of enabled interrupts.	R/W	Undefined	Required
		Encoding	Meaning			
		0	Interrupt request disabled			
		1	Interrupt request enabled			
		which EIC internation these bits take or	ons of Release 2 of the Architecture in rupt mode is enabled ( $Config3_{VEIC} = 1$ ), in a different meaning and are interpreted described below.			

**Table 9.34 Status Register Field Descriptions (Continued)** 

Fields				Read /	Reset	
Name	Bits		Description	Write	State	Compliance
IPL	1510	subsequent releatenabled ( <i>Config</i> (063) value of naled only if the If EIC interrupt these bits take on	y Level. ons of Release 2 of the Architecture (and ases) in which EIC interrupt mode is $t_{SVEIC} = 1$ ), this field is the encoded the current $t_{IPL}$ . An interrupt will be signequested IPL is higher than this value. mode is not enabled ( $Config3_{VEIC} = 0$ ), in a different meaning and are interpreted bits, described above.	R/W	Undefined	Optional (Release 2 and EIC inter- rupt mode only)
IM1IM0	98	ware interrupts.	Controls the enabling of each of the soft- Refer to "Interrupts" on page 73 for a sion of enabled interrupts.  Meaning	R/W	Undefined	Required
		0	Interrupt request disabled			
		1	Interrupt request enabled			
		which EIC inter	ons of Release 2 of the Architecture in rupt mode is enabled ( $Config3_{VEIC} = 1$ ), itable, but have no effect on the interrupt			
0	,23,7:5	Must be written	as zero; returns zero on read	R	0	Reserved
KSU			If Supervisor Mode is implemented, the encoding of this field denotes the base operating mode of the processor. See "MIPS32 and microMIPS32 Operating Modes" on page 23 for a full discussion of operating modes. The encoding of this field is:		Undefined	Required if Supervisor Mode is implemented; Optional other- wise
		Encoding	Meaning			
		0b00	Base mode is Kernel Mode			
		0b01	Base mode is Supervisor Mode			
		0b10	Base mode is User Mode			
		0b11	Reserved. The operation of the processor is <b>UNDEFINED</b> if this value is written to the <i>KSU</i> field			
		Note: This field below.	overlaps the <i>UM</i> and <i>RO</i> fields, described			
UM	4	the base operation and microMIPS discussion of op	ode is not implemented, this bit denotes ng mode of the processor. See "MIPS32 32 Operating Modes" on page 23 for a full erating modes. The encoding of this bit is:	R/W	Undefined	Required
		Encoding	Meaning			
		0	Base mode is Kernel Mode			
		1	Base mode is User Mode			
		Note: This bit or	verlaps the KSU field, described above.			

**Table 9.34 Status Register Field Descriptions (Continued)** 

Fields				Read /	Reset		
Name	Bits	Desc	ription	Write	State	Compliance	
R0	3	If Supervisor Mode is not im reserved. This bit must be ig zero. Note: This bit overlaps the h	nored on write and read as	R	0	Reserved	
ERL	2	Error Level; Set by the proceed Reset, NMI or Cache Error		R/W	1	Required	
		Encoding	Meaning				
		0 Normal lev	el				
		1 Error level					
		<ul> <li>The processor is running i</li> <li>Hardware and software in</li> <li>The ERET instruction will ErrorEPC instead of EPC</li> <li>Segment kuseg is treated a region. See "Address Tran when StatusERL = 1" on memory to be accessed in The operation of the process.</li> </ul>	When <i>ERL</i> is set:  The processor is running in kernel mode Hardware and software interrupts are disabled The ERET instruction will use the return address held in <i>ErrorEPC</i> instead of EPC Segment kuseg is treated as an unmapped and uncached region. See "Address Translation for the kuseg Segment when StatusERL = 1" on page 33. This allows main memory to be accessed in the presence of cache errors. The operation of the processor is <b>UNDEFINED</b> if the <i>ERL</i> bit is set while the processor is executing instructions from kuseg.				
EXL	1	Exception Level; Set by the pother than Reset, Soft Reset, tion are taken.	orocessor when any exception NMI or Cache Error excep-	R/W	Undefined	Required	
		Encoding	Meaning				
		0 Normal lev	el				
		1 Exception 1	evel				
		instead of the TLB Refill	terrupts are disabled. the general exception vector vector. I (implementations of Release of will not be updated if				
IE	0	Interrupt Enable: Acts as the and hardware interrupts:	master enable for software	R/W	Undefined	Required	
		Encoding	Meaning				
		0 Interrupts a					
		1 Interrupts a	re enabled				
		In Release 2 of the Architect this bit may be modified sep instructions.	ure (and subsequent releases), arately via the DI and EI				

1. The TS bit originally indicated a "TLB Shutdown" condition in which circuits detected multiple TLB matches and shutdown the TLB to prevent physical damage. In newer designs, multiple TLB matches do not cause physical damage to the TLB structure, so the TS bit retains its name, but is simply an indicator to the machine check exception handler that multiple TLB matches were detected and reported by the processor.

### **Programming Note:**

In Release 2 of the Architecture, the EHB instruction can be used to make interrupt state changes visible when the *IM*, *IPL*, *ERL*, *EXL*, or *IE* fields of the *Status* register are written. See "Software Hazards and the Interrupt System" on page 84.

# 9.30 IntCtl Register (CP0 Register 12, Select 1)

**Compliance Level:** Required (Release 2).

The *IntCtl* register controls the expanded interrupt capability added in Release 2 of the Architecture, including vectored interrupts and support for an external interrupt controller. This register does not exist in implementations of Release 1 of the Architecture.

Figure 9.30 shows the format of the IntCtl register; Table 9.35 describes the IntCtl register fields.

.

### Figure 9.30 IntCtl Register Format

31	29	28 2	26	25 23	22	14	1	3 10	9	5	4 0	
IPTI		IPPCI		IPFDC		MCU ASE		0000		VS	0	

#### **Table 9.35 IntCtl Register Field Descriptions**

Fields							Read /	Reset	
Name	Bits	Description					Write	State	Compliance
IPTI	3129	this rup	s field specifies t request is me	the IP number rged, and allow	Vectored Interrupt mode of to which the Timer Into was software to determin of a potential interrupt.	er-	R	Preset by hardware or Externally Set	Required
			Encoding	IP bit	Hardware Interrupt Source				
			2	2	HW0				
			3	3	HW1				
			4	4	HW2				
			5	5	HW3				
			6	6	HW4				
			7	7	HW5				
		Inte ena	errupt Controlle bled. The exter	er Mode is bot mal interrupt c	EDICTABLE if Exterr h implemented and controller is expected to interrupt mode.				

Table 9.35 IntCtl Register Field Descriptions (Continued)

Fiel	ds					Read /	Reset	
Name	Bits			Descript	Write	State	Compliance	
IPPCI	2826	this ma sof	s field specifies ince Counter In	the IP number terrupt request nine whether to	Vectored Interrupt mode to which the Perfor- is merged, and allows consider Cause <sub>PCI</sub> fo		Preset by hardware or Externally Set	Optional (Performance Counters Implemented)
			Encoding	IP bit	Hardware Interrupt Source			
			2	2	HW0			
			3	3	HW1			
			4	4	HW2			
			5	5	HW3			
			6	6	HW4			
			7	7	HW5			
IPFDC	2523	= 0 For this Ch	performance con o), this field return r Interrupt Com s field specifies annel Interrupt determine whet interrupt.	patibility and the IP number request is mer	es, R	Preset by hardware or Externally Set	Optional (EJTAG Fast Debug Chan- nel Imple- mented)	
			Encoding	IP bit	Hardware Interrupt Source			
			2	2	HW0			
			3	3	HW1			
			4	4	HW2			
			5	5	HW3			
			6	6	HW4			
			7	7	HW5			
		Interest of the Interest of th	errupt Controlle abled. The extensivide this inform	er Mode is both rnal interrupt c mation for that	EDICTABLE if Externation implemented and controller is expected to interrupt mode.  ed, this field returns zero.			
MCU ASE	2214	Th	ese bits are rese	erved for the M	licroController ASE.	0	0	Reserved
			hat ASE is not urns zero on rea	-	must be written as zero	;		

Table 9.35 IntCtl Register Field Descriptions (Continued)

Fie	lds					Read /	Reset	
Name	Bits		Description	า		Write	State	Compliance
0	2210	Must be written as	zero; returns zer	o on read.		0	0	Reserved
VS	95	Vector Spacing. If denoted by <i>Config</i> fies the spacing be	3 <sub>VInt</sub> or Config3	$S_{VEIC}$ ), this field sp		R/W	0	Optional
				tween Vectors				
		Encoding	(hex)	(decimal)				
		0x00	0x000	0				
		0x01	0x020	32				
		0x02	0x040	64				
		0x04	0x080	128				
		0x08	0x100	256				
		0x10	0x200	512				
		All other values ar sor is <b>UNDEFINE</b> field.  If neither EIC intermented ( <i>Config3</i> <sub>V</sub> is ignored on write	$\mathbf{D}$ if a reserved variety mode nor Variety $\mathbf{E}$	Value is written to the value is written to the value are implessed and $3_{VInt} = 0$ , this is	this			
0	40	Must be written as				0	0	Reserved

# 9.31 SRSCtl Register (CP0 Register 12, Select 2)

**Compliance Level:** Required (Release 2).

The SRSCtl register controls the operation of GPR shadow sets in the processor. This register does not exist in implementations of the architecture prior to Release 2.

Figure 9.31 shows the format of the SRSCt/ register; Table 9.36 describes the SRSCt/ register fields.

#### Figure 9.31 SRSCtl Register Format

31	30	29	26	25	22	21	18	17	16	15	12	11	10	9		6	5	4	3	0	
0			HSS		0 00 00		EICSS	0		ESS		0	0		PSS		00	0		CSS	

#### **Table 9.36 SRSCtl Register Field Descriptions**

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	3130	Must be written as zeros; returns zero on read.	0	0	Reserved
HSS	2926	Highest Shadow Set. This field contains the highest shadow set number that is implemented by this processor. A value of zero in this field indicates that only the normal GPRs are implemented. A non-zero value in this field indicates that the implemented shadow sets are numbered 0n, where n is the value of the field. The value in this field also represents the highest value that can be written to the ESS, EICSS, PSS, and CSS fields of this register, or to any of the fields of the SRSMap register. The operation of the processor is UNDEFINED if a value larger than the one in this field is written to any of these other values.	R	Preset by hardware	Required
0	2522	Must be written as zeros; returns zero on read.	0	0	Reserved
EICSS	2118	EIC interrupt mode shadow set. If <i>Config3</i> <sub>VEIC</sub> is 1 (EIC interrupt mode is enabled), this field is loaded from the external interrupt controller for each interrupt request and is used in place of the <i>SRSMap</i> register to select the current shadow set for the interrupt.  See "External Interrupt Controller Mode" on page 80 for a discussion of EIC interrupt mode. If <i>Config3</i> <sub>VEIC</sub> is 0, this field must be written as zero, and returns zero on read.	R	Undefined	Required (EIC interrupt mode only)
0	1716	Must be written as zeros; returns zero on read.	0	0	Reserved

**Table 9.36 SRSCtl Register Field Descriptions (Continued)** 

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
ESS	1512	Exception Shadow Set. This field specifies the shadow set to use on entry to Kernel Mode caused by any exception other than a vectored interrupt.  The operation of the processor is <b>UNDEFINED</b> if software writes a value into this field that is greater than the value in the HSS field.	R/W	0	Required
0	1110	Must be written as zeros; returns zero on read.	0	0	Reserved
PSS	96	Previous Shadow Set. If GPR shadow registers are implemented, and with the exclusions noted in the next paragraph, this field is copied from the CSS field when an exception or interrupt occurs. An ERET instruction copies this value back into the CSS field if $Status_{BEV} = 0$ . This field is not updated on any exception which sets $Status_{ERL}$ to 1 (i.e., NMI or cache error), an entry into EJTAG Debug mode, or any exception or interrupt that occurs with $Status_{EXL} = 1$ , or $Status_{BEV} = 1$ . The operation of the processor is $UNDEFINED$ if software writes a value into this field that is greater than the value in the HSS field.	R/W	0	Required
0	54	Must be written as zeros; returns zero on read.	0	0	Reserved
CSS	30	Current Shadow Set. If GPR shadow registers are implemented, this field is the number of the current GPR set. With the exclusions noted in the next paragraph, this field is updated with a new value on any interrupt or exception, and restored from the $PSS$ field on an ERET. Table 9.37 describes the various sources from which the $CSS$ field is updated on an exception or interrupt. This field is not updated on any exception which sets $Status_{ERL}$ to 1 (i.e., NMI or cache error), an entry into EJTAG Debug mode, or any exception or interrupt that occurs with $Status_{EXL} = 1$ , or $Status_{BEV} = 1$ . Neither is it updated on an ERET with $Status_{ERL} = 1$ or $Status_{BEV} = 1$ . The value of $CSS$ can be changed directly by software only by writing the $PSS$ field and executing an ERET instruction.	R	0	Required

Table 9.37 Sources for new SRSCtl<sub>CSS</sub> on an Exception or Interrupt

Exception Type	Condition	SRSCtl <sub>CSS</sub> Source	Comment
Exception	All	SRSCtl <sub>ESS</sub>	
Non-Vectored Inter- rupt	Cause <sub>IV</sub> = 0	SRSCtl <sub>ESS</sub>	Treat as exception

Table 9.37 Sources for new SRSCtl<sub>CSS</sub> on an Exception or Interrupt

Exception Type	Condition	SRSCtl <sub>CSS</sub> Source	Comment
Vectored Interrupt	$\begin{aligned} & Cause_{IV} = 1 \text{ and} \\ & Config3_{VEIC} = 0 \text{ and} \\ & Config3_{VInt} = 1 \end{aligned}$	SRSMap <sub>VectNum</sub> ×4+3VectNum×4	Source is internal map register
Vectored EIC Inter- rupt	$Cause_{IV} = 1$ and $Config3_{VEIC} = 1$	SRSCtl <sub>EICSS</sub>	Source is external interrupt controller.

#### **Programming Note:**

A software change to the PSS field creates an instruction hazard between the write of the SRSCtt register and the use of a RDPGPR or WRPGPR instruction. This hazard must be cleared with a JR.HB or JALR.HB instruction as described in "Hazard Clearing Instructions and Events" on page 109. A hardware change to the PSS field as the result of interrupt or exception entry is automatically cleared for the execution of the first instruction in the interrupt or exception handler.

## 9.32 SRSMap Register (CP0 Register 12, Select 3)

**Compliance Level:** *Required* in Release 2 (and subsequent releases) of the Architecture if Additional Shadow Sets and Vectored Interrupt Mode are Implemented

The SRSMap register contains 8 4-bit fields that provide the mapping from an vector number to the shadow set number to use when servicing such an interrupt. The values from this register are not used for a non-interrupt exception, or a non-vectored interrupt (Cause $_{IV} = 0$ ) or IntCtl $_{VS} = 0$ ). In such cases, the shadow set number comes from SRSCt- $l_{ESS}$ .

If SRSCtl<sub>HSS</sub> is zero, the results of a software read or write of this register are UNPREDICTABLE.

The operation of the processor is **UNDEFINED** if a value is written to any field in this register that is greater than the value of SRSCtl<sub>HSS</sub>.

The SRSMap register contains the shadow register set numbers for vector numbers 7..0. The same shadow set number can be established for multiple interrupt vectors, creating a many-to-one mapping from a vector to a single shadow register set number.

Figure 9.32 shows the format of the SRSMap register; Table 9.38 describes the SRSMap register fields.

#### Figure 9.32 SRSMap Register Format

31 28	27 24	23 20	19 16	15 12	11 8	7 4	3 0
SSV7	SSV6	SSV5	SSV4	SSV3	SSV2	SSV1	SSV0

#### **Table 9.38 SRSMap Register Field Descriptions**

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
SSV7	3128	Shadow register set number for Vector Number 7	R/W	0	Required
SSV6	2724	Shadow register set number for Vector Number 6	R/W	0	Required
SSV5	2320	Shadow register set number for Vector Number 5	R/W	0	Required
SSV4	1916	Shadow register set number for Vector Number 4	R/W	0	Required
SSV3	1512	Shadow register set number for Vector Number 3	R/W	0	Required
SSV2	118	Shadow register set number for Vector Number 2	R/W	0	Required
SSV1	74	Shadow register set number for Vector Number 1	R/W	0	Required
SSV0	30	Shadow register set number for Vector Number 0	R/W	0	Required

### 9.33 Cause Register (CP0 Register 13, Select 0)

#### Compliance Level: Required.

The Cause register primarily describes the cause of the most recent exception. In addition, fields also control software interrupt requests and the vector through which interrupts are dispatched. With the exception of the  $IP_{1..0}$ , DC, IV, and WP fields, all fields in the Cause register are read-only. Release 2 of the Architecture added optional support for an External Interrupt Controller (EIC) interrupt mode, in which  $IP_{7..2}$  are interpreted as the Requested Interrupt Priority Level (RIPL).

Figure 9.33 shows the format of the Cause register; Table 9.39 describes the Cause register fields.

#### Figure 9.33 Cause Register Format

31 30	29 28	27	26	25 24	23	22	21	20	17	15		10	9	8	7	6		2	1	0
BD TI	CE	DC	PCI	ASE	IV	WP	FDC	000	ASE		IP9IP2		IP1.	.IP0	0		Exc Code		0	)
									ASE		RIPL									

**Table 9.39 Cause Register Field Descriptions** 

Fie	elds			Read /	Reset		
Name	Bits		Description	Write	State	Compliance	
BD	31	Indicates whether branch delay slo	er the last exception taken occurred in a t:	R	Undefined	Required	
		Encoding	Meaning				
		0	Not in delay slot				
			In delay slot				
TI	30	when the except Timer Interrupt. Architecture, thi pending (analog	pdates <i>BD</i> only if <i>Status</i> <sub>EXL</sub> was zero ion occurred.  In an implementation of Release 2 of the s bit denotes whether a timer interrupt is ous to the <i>IP</i> bits for other interrupt	R	Undefined	Required (Release 2)	
		types):  Encoding	Meaning				
		0	No timer interrupt is pending				
		1	Timer interrupt is pending				
		•	ation of Release 1 of the Architecture, this en as zero and returns zero on read.				
СЕ	2928	Unusable except	t number referenced when a Coprocessor ion is taken. This field is loaded by hard-acception, but is <b>UNPREDICTABLE</b> for accept for Coprocessor Unusable.	R	Undefined	Required	

**Table 9.39 Cause Register Field Descriptions (Continued)** 

Fie	elds			Read /	Reset		
Name	Bits	-	Description	Write	State	Compliance	
DC	27	tions, the Count	register. In some power-sensitive applica- fregister is not used but may still be the noticeable power dissipation. This bit of register to be stopped in such situations.	R/W	0	Required (Release 2)	
		Encoding	Meaning				
		0	Enable counting of <i>Count</i> register				
		1	Disable counting of Count register				
			ation of Release 1 of the Architecture, this en as zero, and returns zero on read.				
PCI	26	Release 2 of the this bit denotes v	unter Interrupt. In an implementation of Architecture (and subsequent releases), whether a performance counter interrupt is ous to the IP bits for other interrupt types):	R	Undefined	Required (Release 2 and perfor- mance counters implemented)	
		Encoding	Meaning				
		0	No performance counter interrupt is pending				
		1	Performance counter interrupt is pending				
		if performance of	ation of Release 1 of the Architecture, or ounters are not implemented ( $Config1_{PC}$ st be written as zero and returns zero on				
ASE	25:24, 17:16	If MCU ASE is	served for the MCU ASE. not implemented, these bits return zero on be written with zeros.			Required for MCU ASE; Oth- erwise Reserved	
IV	23		er an interrupt exception uses the general or a special interrupt vector:	R/W	Undefined	Required	
		Encoding	Meaning				
		0	Use the general exception vector (0x180)				
		1	Use the special interrupt vector (0x200)				
		subsequent relea	ons of Release 2 of the architecture (and uses), if the Cause <sub>IV</sub> is 1 and $Status_{BEV}$ is errupt vector represents the base of the pt table.				

**Table 9.39 Cause Register Field Descriptions (Continued)** 

Fie	Fields				Read /	Reset	
Name	Bits			Description	Write	State	Compliance
WP	22	Indicates tha Status <sub>EXL</sub> of exception was watch except be initiated of As such, soft exception has Software should be software should be software should be software ignered fects, or acconce Status If watch reginging ignored on we status	R/W	Undefined	Required if watch registers are implemented		
FDCI	21	Fast Debug (FDC interrup		nterrupt. This bit denotes whether a ng:	R	Undefined	Required
		Encodin	g	Meaning			
		0	No F	DC interrupt is pending			
		1	FDC	interrupt is pending			
IP7IP2	1510	Indicates an	interrupt i	s pending:	R	Undefined	Required
		Bit	Name	Meaning			
		15	IP7	Hardware interrupt 5			
		14	IP6	Hardware interrupt 4			
		13	IP5	Hardware interrupt 3			
		12	IP4	Hardware interrupt 2			
		11	IP3	Hardware interrupt 1			
		10	IP2	Hardware interrupt 0			
		and performs implementat In implement renabled (Coter interrupts dent way with mode is enabled is enabled.	ance-count ion-depen tations of eleases) in nfig3 <sub>VEIC</sub> are comb h any hard oled (Con aning and	Release 1 of the Architecture, timer ter interrupts are combined in an dent way with hardware interrupt 5. Release 2 of the Architecture (and a which EIC interrupt mode is not $c=0$ ), timer and performance counsined in an implementation-dependance interrupt. If EIC interrupt $c=0$ , these bits take on a are interpreted as the $c=0$ .			

**Table 9.39 Cause Register Field Descriptions (Continued)** 

Fields					Read /	Reset	
Name	Bits	Description		Write	State	Compliance	
RIPL	1510	Requested Interrupt Priority Level.  In implementations of Release 2 of the Architecture (and subsequent releases) in which EIC interrupt mode is enabled ( $Config3_{VEIC} = 1$ ), this field is the encoded (063) value of the requested interrupt. A value of zero indicates that no interrupt is requested.  If EIC interrupt mode is not enabled ( $Config3_{VEIC} = 0$ ), these bits take on a different meaning and are interpreted as the IP7IP2 bits, described above.			R	Undefined	Optional (Release 2 and EIC inter- rupt mode only)
IP1IP0	98	Controls the 1	request for so	oftware interrupts:	R/W	Undefined	Required
		Bit	Name	Meaning			
		9	IP1	Request software interrupt 1			
		8	IP0	Request software interrupt 0			
		An implementation of Release 2 of the Architecture (and subsequent releases) which also implements EIC interrupt mode exports these bits to the external interrupt controller for prioritization with other interrupt sources.					
ExcCode	62	Exception co	de - see Tabl	le 9.40	R	Undefined	Required
0	25:24, 2016, 7, 10	Must be writt	en as zero; r	eturns zero on read.	0	0	Reserved

Table 9.40 Cause Register ExcCode Field

Exception	Exception Code Value		
Decimal	Decimal Hexadecimal		Description
0	0x00	Int	Interrupt
1	0x01	Mod	TLB modification exception
2	0x02	TLBL	TLB exception (load or instruction fetch)
3	0x03	TLBS	TLB exception (store)
4	0x04	AdEL	Address error exception (load or instruction fetch)
5	0x05	AdES	Address error exception (store)
6	0x06	IBE	Bus error exception (instruction fetch)
7	0x07	DBE	Bus error exception (data reference: load or store)
8	0x08	Sys	Syscall exception
9	0x09	Вр	Breakpoint exception. If EJTAG is implemented and an SDBBP instruction is executed while the processor is running in EJTAG Debug Mode, this value is written to the Debug <sub>DExcCode</sub> field to denote an SDBBP in Debug Mode.
10	0x0a	RI	Reserved instruction exception

Table 9.40 Cause Register ExcCode Field

Exception Code Value  Decimal Hexadecimal			
		Mnemonic	Description
11	0x0b	CpU	Coprocessor Unusable exception
12	0x0c	Ov	Arithmetic Overflow exception
13	0x0d	Tr	Trap exception
14	0x0e	MSAFPE	MSA Floating Point exception
15	0x0f	FPE	Floating point exception
16-17	0x10-0x11	-	Available for implementation-dependent use
18	0x12	C2E	Reserved for precise Coprocessor 2 exceptions
19	0x13	TLBRI	TLB Read-Inhibit exception
20	0x14	TLBXI	TLB Execution-Inhibit exception
21	0x15	MSADis	MSA Disabled exception
22	0x16	MDMX	Previously MDMX Unusable Exception (MDMX ASE). MDMX deprecated with Revision 5.
23	0x17	WATCH	Reference to WatchHi/WatchLo address
24	0x18	MCheck	Machine check
25	0x19	Thread	Thread Allocation, Deallocation, or Scheduling Exceptions (MIPS® MT Module)
26	0x1a	DSPDis	DSP Module State Disabled exception (MIPS® DSP Module)
27	0x1b	GE	Virtualized Guest Exception
28-29	0x1c - 0x1d	-	Reserved
30	0x1e	CacheErr	Cache error. In normal mode, a cache error exception has a dedicated vector and the Cause register is not updated. If EJTAG is implemented and a cache error occurs while in Debug Mode, this code is written to the Debug <sub>DExcCode</sub> field to indicate that re-entry to Debug Mode was caused by a cache error.
31	0x1f	-	Reserved

#### **Programming Note:**

In Release 2 of the Architecture (and the subsequent releases), the EHB instruction can be used to make interrupt state changes visible when the  $IP_{1..0}$  field of the *Cause* register is written. See "Software Hazards and the Interrupt System" on page 84.

### 9.34 NestedExc (CP0 Register 13, Select 5)

#### **Compliance Level:** *Optional.*

The Nested Exception (NestedExc) register is a read-only register containing the values of  $Status_{EXL}$  and  $Status_{ERL}$  prior to acceptance of the current exception.

This register is part of the Nested Fault feature, existence of the register can be determined by reading the  $Config5_{NFExists}$  bit.

Figure 9.34 shows the format of the NestedExc register; Table 9.41 describes the NestedExc register fields.

#### Figure 9.34 NestedExc Register Format



#### **Table 9.41 NestedExc Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	313	Reserved, read as 0.	R0	0	Required
ERL	2	Value of $Status_{ERL}$ prior to acceptance of current exception.  Updated by all exceptions that would set either $Status_{EXL}$ or $Status_{ERL}$ . Not updated by Debug exceptions.	R	Undefined	Required
EXL	1	Value of $Status_{EXL}$ prior to acceptance of current exception.  Updated by exceptions which would update EPC if $Status_{EXL}$ is not set (MCheck, Interrupt, Address Error, all TLB exceptions, Bus Error, CopUnusable, Reserved Instruction, Overflow, Trap, Syscall, FPU, etc.). For these exception types, this register field is updated regardless of the value of $Status_{EXL}$ .  Not updated by exception types which update $ErrorEPC$ -(Reset, Soft Reset, NMI, Cache Error). Not updated by Debug exceptions.	R	Undefined	Required
0	0	Reserved, read as 0.	R0	0	Required

### 9.35 Exception Program Counter (CP0 Register 14, Select 0)

#### Compliance Level: Required.

The Exception Program Counter (EPC) is a read/write register that contains the address at which processing resumes after an exception has been serviced. All bits of the EPC register are significant and must be writable.

Unless the EXL bit in the Status register is already a 1, the processor writes the EPC register when an exception occurs.


- For synchronous (precise) exceptions, EPC contains either:
  - the virtual address of the instruction that was the direct cause of the exception, or
  - the virtual address of the immediately preceding branch or jump instruction, when the exception causing instruction is in a branch delay slot, and the *Branch Delay* bit in the *Cause* register is set.
- For asynchronous (imprecise) exceptions, EPC contains the address of the instruction at which to resume execution.

The processor reads the EPC register as the result of execution of the ERET instruction.

Software may write the *EPC* register to change the processor resume address and read the *EPC* register to determine at what address the processor will resume.

Figure 9.35 shows the format of the EPC register; Table 9.42 describes the EPC register fields.

#### Figure 9.35 EPC Register Format



#### **Table 9.42 EPC Register Field Descriptions**

Fie	elds		Read /	Reset	
Name	Bits Description		Write	State	Compliance
EPC	310	Exception Program Counter	R/W	Undefined	Required

# 9.35.1 Special Handling of the EPC Register in Processors that Implement MIPS16e ASE or microMIPS32 Base Architecture

In processors that implement the MIPS16e ASE or microMIPS32 base architecture, the EPC register requires special handling.

When the processor writes the *EPC* register, it combines the address at which processing resumes with the value of the *ISA Mode* register:

```
EPC \leftarrow resumePC_{31..1} \parallel ISAMode_0
```

"resumePC" is the address at which processing resumes, as described above.

When the processor reads the EPC register, it distributes the bits to the PC and ISAMode registers:

$$\begin{array}{l} \texttt{PC} \, \leftarrow \, \texttt{EPC}_{\texttt{31..1}} \parallel \, \texttt{0} \\ \texttt{ISAMode} \, \leftarrow \, \texttt{EPC}_{\texttt{0}} \end{array}$$

Software reads of the *EPC* register simply return to a GPR the last value written with no interpretation. Software writes to the *EPC* register store a new value which is interpreted by the processor as described above.

9.35 Exception Program Counter (CP0 Register 14, Select 0)

### 9.36 Nested Exception Program Counter (CP0 Register 14, Select 2)

**Compliance Level:** *Optional.* 

The Nested Exception Program Counter (NestedEPC) is a read/write register with the same behavior as the EPC register except that:

- The *NestedEPC* register ignores the value of *Status*<sub>EXL</sub> and is therefore updated on the occurance of any exception, including nested exceptions.
- The NestedEPC register is not used by the ERET/DERET/IRET instructions. Software is required to copy the value of the NestedEPC register to the EPC register if it is desired to return to the address stored in NestedEPC.

This register is part of the Nested Fault feature, existence of the register can be determined by reading the  $Config5_{NFExists}$  bit.

Figure 9.36 shows the format of the NestedEPC register; Table 9.43 describes the NestedEPC register fields.

#### Figure 9.36 NestedEPC Register Format



#### Table 9.43 NestedEPC Register Field Descriptions


Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
NestedEPC	310	Nested Exception Program Counter	R/W	Undefined	Required
		Updated by exceptions which would update EPC if			
		Status <sub>EXL</sub> is not set (MCheck, Interrupt, Address Error,			
		all TLB exceptions, Bus Error, CopUnusable, Reserved Instruction, Overflow, Trap, Syscall, FPU, etc.) . For these			
		exception types, this register field is updated regardless of			
		the value of $Status_{EXL}$ .			
		Not updated by exception types which update <i>ErrorEPC</i> - (Reset, Soft Reset, NMI, Cache Error).			
		Not updated by Debug exceptions.			

### 9.37 Processor Identification (CP0 Register 15, Select 0)

#### Compliance Level: Required.

The *Processor Identification* (*PRId*) register is a 32 bit read-only register that contains information identifying the manufacturer, manufacturer options, processor identification and revision level of the processor. Figure 9.37 shows the format of the *PRId* register; Table 9.44 describes the *PRId* register fields.

#### Figure 9.37 PRId Register Format



#### **Table 9.44 PRId Register Field Descriptions**

Fields				Read /	Reset	
Name	Bits		Description	Write	State	Compliance
Company Options	3124	for company-denot specified by	Available to the designer or manufacturer of the processor for company-dependent options. The value in this field is not specified by the architecture. If this field is not implemented, it must read as zero.		Preset by hardware	Optional
Company ID	2316	processor. Software can dis MIPS64/microN an earlier MIPS non-zero the pro microMIPS32 o Company IDs ar MIPS32/microN	mpany that designed or manufactured the stinguish a MIPS32/microMIPS32 or MIPS64 processor from one implementing ISA by checking this field for zero. If it is cessor implements the MIPS32/r MIPS64/microMIPS64 Architecture. The assigned by MIPS Technologies when a MIPS32 or MIPS64/microMIPS64 license encodings in this field are:    Meaning	R	Preset by hardware	Required
Processor ID	158	to distinguish be within a single c nyID field, descripanyID and Prod	Identifies the type of processor. This field allows software to distinguish between various processor implementations within a single company, and is qualified by the CompanyID field, described above. The combination of the CompanyID and ProcessorID fields creates a unique number assigned to each processor implementation.		Preset by hardware	Required
Revision	70	allows software another of the sa	rision number of the processor. This field to distinguish between one revision and time processor type. If this field is not must read as zero.	R	Preset by hardware	Optional

Software should not use the fields of this register to infer configuration information about the processor. Rather, the configuration registers should be used to determine the capabilities of the processor. Programmers who identify cases in which the configuration registers are not sufficient, requiring them to revert to check on the *PRId* register value, should send email to <a href="mailto:support@mips.com">support@mips.com</a>, reporting the specific case.

### 9.38 EBase Register (CP0 Register 15, Select 1)

**Compliance Level:** *Required* (Release 2).

The EBase register is a read/write register containing the base address of the exception vectors used when  $Status_{BEV}$  equals 0, and a read-only CPU number value that may be used by software to distinguish different processors in a multi-processor system.

The EBase register provides the ability for software to identify the specific processor within a multi-processor system, and allows the exception vectors for each processor to be different, especially in systems composed of heterogeneous processors. Bits 31..12 of the EBase register are concatenated with zeros to form the base of the exception vectors when  $Status_{BEV}$  is 0. The exception vector base address comes from the fixed defaults (see 6.2.2 "Exception Vector Locations" on page 86) when  $Status_{BEV}$  is 1, or for any EJTAG Debug exception. The reset state of bits 31..12 of the EBase register initialize the exception base register to 0x8000.000, providing backward compatibility with Release 1 implementations.

If the write-gate bit is not implemented, bits 31..30 of the *EBase* register are fixed with the value 0b10, and the addition of the base address and the exception offset is done inhibiting a carry between bit 29 and bit 30 of the final exception address. The combination of these two restrictions forces the final exception address to be in the kseg0 or kseg1 unmapped virtual address segments. For cache error exceptions, bit 29 is forced to a 1 in the ultimate exception base address so that this exception always runs in the kseg1 unmapped, uncached virtual address segment.

The operation of the *EBase* register can be optionally extended to allow the upper bits of the Exception Base field to be written. This allows exception vectors to be placed anywhere in the address space. To ensure backward compatibility with MIPS32, the write-gate bit must be set before the upper bits can be changed. For the write-gate case, the full set of bits 31..12 are used to compute the vector location. Software can detect the existence of the write-gate by writing one to that bit position and checking if the bit was set.

The addition of the base address and the exception offset is performed inhibiting a carry between bits 29 and 30 of the final exception address.

If the value of the exception base register is to be changed, this must be done with  $Status_{BEV}$  equal 1. The operation of the processor is **UNDEFINED** if the Exception Base field is written with a different value when  $Status_{BEV}$  is 0.

Figure 9.38 shows the format of the EBase register if the write-gate is not implemented.; Table 9.45 describes the EBase register fields.

#### Figure 9.38 EBase Register Format

31	30	29 12	11 10	9 0
1	0	Exception Base	0 0	CPUNum

#### **Table 9.45 EBase Register Field Descriptions**

Fields			Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
1	31	This bit is ignored on write and returns one on read.	R	1	Required	

**Table 9.45 EBase Register Field Descriptions** 

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	30	This bit is ignored on write and returns zero on read.	R	0	Required
Exception Base	2912	In conjunction with bits 3130, this field specifies the base address of the exception vectors when $Status_{BEV}$ is zero.	R/W	0	Required
0	1110	Must be written as zero; returns zero on read.	0	0	Reserved
CPUNum	90	This field specifies the number of the CPU in a multi-processor system and can be used by software to distinguish a particular processor from the others. The value in this field is set by inputs to the processor hardware when the processor is implemented in the system environment. In a single processor system, this value should be set to zero.  This field can also be read via RDHWR register 0	R	Preset by hardware or Exter- nally Set	Required

Figure 9.39 shows the format of the *EB*ase register if the write-gate is implemented. Table 9.46 describes the *EB*ase register fields.

Figure 9.39 EBase Register Format



### **Table 9.46 EBase Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Exception Base	3112	This field specifies the base address of the exception vectors when $Status_{BEV}$ is zero. Bits 3130 can be written only when WG is set. When WG is zero, these bits are unchanged on write.	R/W	0x80000	Required
WG	11	Write gate. Bits 3130 are unchanged on writes to EBase when WG=0 in the value being written. The WG bit must be set true in the written value to change the values of bits 3130.	R/W	0	Required
0	10	Must be written as zero; returns zero on read.	R0	0	Reserved
CPUNum	90	This field specifies the number of the CPU in a multi-processor system and can be used by software to distinguish a particular processor from the others. The value in this field is set by inputs to the processor hardware when the processor is implemented in the system environment. In a single processor system, this value should be set to zero.  This field can also be read via RDHWR register 0	R	Preset or Externally Set	Required

#### **Programming Note:**

Software must set EBase<sub>15...12</sub> to zero in all bit positions less than or equal to the most-significant bit in the vector offset. This situation can only occur when a vector offset greater than 0xFFF is generated when an interrupt occurs with VI or EIC interrupt mode enabled. The operation of the processor is **UNDEFINED** if this condition is not met. Table 9.47 shows the conditions under which each EBase bit must be set to zero. VN represents the interrupt vector number as described in Table 6.4 and the bit must be set to zero if any of the relationships in the row are true. No EBase bits must be set to zero if the interrupt vector spacing is 32 (or zero) bytes.

Table 9.47 Conditions Under Which EBase15..12 Must Be Zero

	Interrupt Vector Spacing in Bytes (IntCtl <sub>VS</sub> <sup>1</sup> )									
EBase bit	32	64	128	256	512					
15	None	None	None	None	VN ≥ 63					
14		None	None	VN ≥ 62	VN ≥ 31					
13		None	VN ≥ 60	VN ≥ 30	VN ≥ 15					
12		VN ≥ 56	VN ≥ 28	VN ≥ 14	VN ≥ 7					

1. See Table 9.35 on page 179

### 9.39 CDMMBase Register (CP0 Register 15, Select 2)


**Compliance Level:** Optional.

The 36-bit physical base address for the Common Device Memory Map facility is defined by this register. This register only exists if  $Config3_{CDMM}$  is set to one.

For devices that implement multiple VPEs, access to this register is controlled by the VPEConfO<sub>MVP</sub> register field. If the MVP bit is cleared, a read to this register returns all zeros and a write to this register is ignored.

Figure 9.40 has the format of the CDMMBase register, and Table 9.48 describes the register fields.

### Figure 9.40 CDMMBase Register



### **Table 9.48 CDMMBase Register Field Descriptions**

Fiel	ds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
CDMM_UP PER_ADDR	31:11	Bits 35:15 of the mapped register	e base physical address of the memory s.	R/W	Undefined	Required
		implementation	mplemented physical address bits is specific. For the unimplemented address ignored, returns zero on read.			
EN	10	region go to regi	MM region. red, memory requests to this address ular system memory. If this bit is set, s to this region go to the CDMM logic	R/W	0	Required
		Encoding	Meaning			
		0	CDMM Region is disabled.			
		1	CDMM Region is enabled.			
CI	9	ister Block of th	ndicates that the first 64-byte Device Reg- e CDMM is reserved for additional regis- ge CDMM region behavior and are not IO	R	Preset	Optional
CDMMSize	8:0		ents the number of 64-byte Device Registrantiated in the core.	R	Preset	Required
		Encoding	Meaning			
		0	1 DRB			
		1	2 DRBs			
		2	3 DRBs			
		511	512 DRBs			

### 9.40 CMGCRBase Register (CP0 Register 15, Select 3)


#### **Compliance Level:** Optional.

The 36-bit physical base address for the memory-mapped Coherency Manager Global Configuration Register space is reflected by this register. This register only exists if *Config3<sub>CMGCR</sub>* is set to one.

On devices that implement the MIPS MT Module, this register is instantiated once per processor.

Figure 9.41 has the format of the CMGCRBase register, and Table 9.49 describes the register fields.

#### Figure 9.41 CMGCRBase Register



#### **Table 9.49 CMGCRBase Register Field Descriptions**

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
CMGCR_B ASE_ADDR	31:11	Bits 35:15 of the base physical address of the memory-mapped Coherency Manager GCR registers.  This register field reflects the value of the GCR_BASE field within the memory-mapped Coherency Manager GCR Base Register.  The number of implemented physical address bits is implementation specific. For the unimplemented address bits - writes are ignored, returns zero on read.	R	Preset by hardware (IP Configu- ration Value)	Required
0	10:0	Must be written as zero; returns zero on read	0	0	Reserved

## 9.41 Configuration Register (CP0 Register 16, Select 0)

#### Compliance Level: Required.

The *Config* register specifies various configuration and capabilities information. Most of the fields in the *Config* register are initialized by hardware during the Reset Exception process, or are constant. Three fields, *K23*, *KU*, and *K0*, must be initialized by software in the reset exception handler.

Figure 9.42 shows the format of the Config register; Table 9.50 describes the Config register fields.

#### Figure 9.42 Config Register Format

31	30 28	27 25	24 16	15	14 13	12 10	9 7	6 4	3	2 0
M	K23	KU	Impl	BE	AT	AR	MT	0	VI	K0

#### **Table 9.50 Config Register Field Descriptions**

Fie	lds			Read /			
Name	Bits		Description	Write	Reset State	Compliance	
M	31	Denotes that the select field value	Config1 register is implemented at a e of 1.	R	1	Required	
K23	30:28	this field specificoherency attrib a Fixed Mappingignored on write See "Alternative	Alternative MMU Organizations" on page 267 for a ption of the Fixed Mapping MMU organization.				
KU	27:25	this field specifi attribute. For pro Mapping MMU write. See "Alternative	hat implement a Fixed Mapping MMU, es the kuseg cacheability and coherency occasions that do not implement a Fixed this field reads as zero and is ignored on a MMU Organizations" on page 267 for a e Fixed Mapping MMU organization.	R/W	Undefined for processors with a Fixed Mapping MMU; 0 other- wise	Optional	
Impl	24:16		erved for implementations. Refer to the ication for the format and definition of		Undefined	Optional	
BE	15	Indicates the end ning:	dian mode in which the processor is run-	R	Preset by hard- dware or Exter-	Required	
		Encoding	Meaning		nally Set		
		0	Little endian				
		1	Big endian				

**Table 9.50 Config Register Field Descriptions (Continued)** 

Fie	lds			Read /		
Name	Bits		Description	Write	Reset State	Compliance
AT	14:13	For Release 3, e and register wid	pe implemented by the processor.  encoding values of 0-2, denotes address at the (32-bit or 64-bit).  ed instruction sets (MIPS32/64 and/or 44) are denoted by the ISA register field of	R	Preset by hardware	Required
		Encoding	Meaning			
		0	MIPS32 or microMIPS32			
		1	MIPS64 or microMIPS64 with access only to 32-bit compatibility segments			
		2	MIPS64or microMIPS64 with access to all address segments			
		3	Reserved			
AR	12:10	microMIPS32 Athe MMAR field implemented the	Architecture revision level is denoted by d of <i>Config3</i> . If <i>Config3</i> register is not en microMIPS is not implemented.  of <i>Config3</i> is one, then MIPS32 is not d this field is not used.	R	Preset by hardware	Required
		Encoding	Meaning			
		0	Release 1			
		1	Release 2 or Release 3/MIPSr3 or Release 5 All features introduced in Release 3 and Release 5 are optional and detectable through <i>Config3</i> or other register fields.			
		2-7	Reserved			

**Table 9.50 Config Register Field Descriptions (Continued)** 

Fie	lds			Read /		
Name	Bits		Description	Write	Reset State	Compliance
MT	9:7	MMU Type:		R	Preset by hardware	Required
		Encoding	Meaning			
		0	None			
		1	Standard TLB (See "TLB Organization" on page 34)			
		2	BAT (See "Block Address Translation" on page 271)			
		3	Fixed Mapping (See "Fixed Mapping MMU" on page 267)			
		4	Dual VTLB and FTLB (See "Dual Variable-Page-Size and Fixed-Page- Size TLBs" on page 273)			
0	6:4	Must be written	as zero; returns zero on read.	0	0	Reserved
VI	3	Virtual instruction virtual tags):	on cache (using both virtual indexing and	R	Preset by hardware	Required
		Encoding	Meaning			
		0	Instruction Cache is not virtual			
		1	Instruction Cache is virtual			
K0	2:0		lity and coherency attribute. See Table 9.2 the encoding of this field.	R/W	Undefined	Required

### 9.42 Configuration Register 1 (CP0 Register 16, Select 1)

#### Compliance Level: Required.

The *Config1* register is an adjunct to the *Config* register and encodes additional capabilities information. All fields in the *Config1* register are read-only.

The I-Cache and D-Cache configuration parameters include encodings for the number of sets per way, the line size, and the associativity. The total cache size for a cache is therefore:

```
Cache Size = Associativity * Line Size * Sets Per Way
```

If the line size is zero, there is no cache implemented.

Figure 9.43 shows the format of the Config1 register; Table 9.51 describes the Config1 register fields.

#### Figure 9.43 Config1 Register Format

31	30 25	24 22	21 19	18 16	15 13	12 10	9 7	6	5	4	3	2	1	0
M	MMU Size - 1	IS	IL	IA	DS	DL	DA	C2	MD	PC	WR	CA	EP	FP

#### **Table 9.51 Config1 Register Field Descriptions**

Fiel	ds			Read/		
Name	Bits		Description	Write	Reset State	Compliance
М	31	is present. I this bit show	eserved to indicate that a <i>Config2</i> register f the <i>Config2</i> register is not implemented, ald read as a 0. If the <i>Config2</i> register is ed, this bit should read as a 1.		Preset by hardware	Required
MMU Size - 1	3025	through 63	entries in the TLB minus one. The values 0 in this field correspond to 1 to 64 TLB value zero is implied by <i>Config<sub>MT</sub></i> having none'.		Preset by hardware	Required
IS	24:22	I=cache set	s per way:	R	Preset by hardware	Required
		Encoding	Meaning			
		0	64			
		1	128			
		2	256			
		3	512			
		4	1024			
		5	2048			
		6	4096			
		7	32			

Table 9.51 Config1 Register Field Descriptions (Continued)

Bits						
		Description	Read/ Write	Reset State	Compliance	
21:19	I-cache line	e size:	R	Preset by hardware	Required	
	Encoding	Meaning		That G // GTG		
	0	No I-Cache present				
	1	4 bytes				
	2	8 bytes				
	3	16 bytes				
	4	32 bytes				
	5	64 bytes				
	6	128 bytes				
	7	Reserved				
18:16	I-cache asso	ociativity:	R	Preset by hardware	Required	
	Encoding	Meaning				
	0	Direct mapped				
	1	2-way				
	2	3-way				
	3	4-way				
	4	5-way				
	5	6-way				
	6	7-way				
	7	8-way				
15:13	D-cache set	ts per way:	R	Preset by	Required	
	Encoding	Meaning		Tital G Wall G		
	0	64				
	1	128				
	2	256				
	3	512				
	4	1024				
	5	2048				
	6	4096				
	7	32				
		0	0   No I-Cache present     1	0	0   No I-Cache present   1   4 bytes   2   8 bytes   3   16 bytes   4   32 bytes   5   64 bytes   6   128 bytes   7   Reserved	

Table 9.51 Config1 Register Field Descriptions (Continued)

Fiel	ds			Read/		
Name	Bits	=	Description	Write	Reset State	Compliance
DL	12:10	D-cache lin	e size:	R	Preset by hardware	Required
		Encoding	Meaning			
		0	No D-Cache present			
		1	4 bytes			
		2	8 bytes			
		3	16 bytes			
		4	32 bytes			
		5	64 bytes			
		6	128 bytes			
		7	Reserved			
DA	9:7	D-cache ass	sociativity:	R	Preset by hardware	Required
		Encoding	Meaning			
		0	Direct mapped			
		1	2-way			
		2	3-way			
		3	4-way			
		4	5-way			
		5	6-way			
		6	7-way			
		7	8-way			
C2	6	Coprocesso	or 2 implemented:	R	Preset by hardware	Required
		Encoding	Meaning			
		0	No coprocessor 2 implemented			
		1	Coprocessor 2 implements			
			icates not only that the processor contains Coprocessor 2, but that such a coprocessor			
MD	5	MIPS64/mi	note MDMX ASE implemented on a croMIPS64 processor. Not used on a croMIPS32 processor.	R	0	Required
		support for ment is atta MDMX is	icates not only that the processor contains MDMX, but that such a processing eleched. deprecated in Release 5 and cannot be ded when the MSA Module is implemented.			

Table 9.51 Config1 Register Field Descriptions (Continued)

Fiel	ds		D1/		
Name	Bits	Description	Read/ Write	Reset State	Compliance
PC	4	Performance Counter registers implemented:	R	Preset by hardware	Required
		<b>Encoding</b> Meaning			
		No performance counter registers implemented			
		1 Performance counter registers implemented			
WR	3	Watch registers implemented:	R	Preset by hardware	Required
		<b>Encoding</b> Meaning		Tial o wale	
		0 No watch registers implemented			
		1 Watch registers implemented			
CA	2	Code compression (MIPS16e) implemented:	R	Preset by hardware	Required
		<b>Encoding</b> Meaning			
		0 MIPS16e not implemented			
		1 MIPS16e implemented			
EP	1	EJTAG implemented:	R	Preset by hardware	Required
		<b>Encoding</b> Meaning			
		0 No EJTAG implemented			
		1 EJTAG implemented			
FP	0	FPU implemented:	R	Preset by hardware	Required
		<b>Encoding</b> Meaning			
		0 No FPU implemented			
		1 FPU implemented			
		This bit indicates not only that the processor contains support for a floating point unit, but that such a unit is attached.  If an FPU is implemented, the capabilities of the FPU can be read from the capability bits in the <i>FIR</i> CP1 register.			

# 9.43 Configuration Register 2 (CP0 Register 16, Select 2)

**Compliance Level:** *Required* if a level 2 or level 3 cache is implemented, or if the *Config3* register is required; *Optional* otherwise.

The Config2 register encodes level 2 and level 3 cache configurations.

Figure 9.44 shows the format of the Config2 register; Table 9.52 describes the Config2 register fields.

#### Figure 9.44 Config2 Register Format

31	30 28	27 24	23 20	19 16	15 12	11 8	7 4	3 0
M	TU	TS	TL	TA	SU	SS	SL	SA

#### **Table 9.52 Config2 Register Field Descriptions**

Fie	elds					Read /	Reset	
Name	Bits		Desc	ription	Write	State	Compliance	
M	31	present. I bit should	If the Config3 regis	te that a <i>Config3</i> regiter is not implemente <i>Config3</i> register is it as a 1.	ed, this	R	Preset by hardware	Required
TU	30:28	bits. If th		iary cache control or mented it should read		R/W	Preset by hardware	Optional
TS	TS 27:24 Tertiary cache sets per way:					R	Preset by	Required
			Encoding	Sets Per Way			hardware	
			0	64				
			1	128	-			
			2	256				
			3	512				
			4	1024				
			5	2048				
			6	4096				
			7	8192				
			8-15	Reserved				
					-			

Table 9.52 Config2 Register Field Descriptions (Continued)

Fie	lds			Do.	ad /	Reset		
Name	Bits	De	escription		Read / Reset Write State Complia			
TL	23:20	Tertiary cache line size:		]	R	Preset by	Required	
		Encoding	Line Size			hardware		
		0	No cache present					
		1	4					
		2	8					
		3	16					
		4	32					
		5	64					
		6	128					
		7	256					
		8-15	Reserved					
TA	19:16	Tertiary cache associativi	ity:	]	R	Preset by	Required	
		Encoding				hardware	•	
		0	Direct Mapped					
		1	2					
		2	3					
		3	4					
		4	5					
		5	6					
		6	7					
		7	8					
		8-15	Reserved					
SU	15:12	Implementation-specific bits. If this field is not im and be ignored on write.		as zero	/W	Preset by hardware	Optional	
SS	11:8	Secondary cache sets per	way:	]	R	Preset by	Required	
		Encoding	Sets Per Way			hardware		
		0	64					
		1	128					
		2	256					
		3	512					
		4	1024					
		5	2048					
		6	4096					
		7	8192					
		8-15	Reserved					

Table 9.52 Config2 Register Field Descriptions (Continued)

Fie	lds				Read /	Reset		
Name	Bits		Desc	cription	Write	State	Compliance	
SL	7:4	Secondar	y cache line size:		R	Preset by	Required	
			Encoding	Line Size		hardware		
			0	No cache present				
			1	4				
			2	8				
			3	16				
			4	32				
			5	64				
			6	128				
			7	256				
			8-15	Reserved				
SA	3:0	Secondar	y cache associativ	ity:	R	Preset by	Required	
			Encoding	Associativity		hardware		
			0	Direct Mapped				
			1	2				
			2	3				
			3	4				
			4	5				
			5	6				
			6	7				
			7	8				
			8-15	Reserved				

### 9.44 Configuration Register 3 (CP0 Register 16, Select 3)

**Compliance Level:** *Required* if any optional feature described by this register is implemented: Release 2 of the Architecture, the SmartMIPS<sup>TM</sup> ASE, or trace logic; *Optional* otherwise.

The Config3 register encodes additional capabilities. All fields in the Config3 register are read-only.

Release 5 adds Config3<sub>LPA</sub> to allow software to determine the presence of XPA (>36-bit PA support).

Figure 9-45 shows the format of the Config3 register; Table 9.53 describes the Config3 register fields.

#### Figure 9-45 Config3 Register Format

31	30	29	28	27	26	25	24	23	22 21	20 19 18	17	16	15 14	13	12	11	10	9	8	1	6	5	4	3	2	1	0
М	0	CM G C	M S A P	B P	ВІ	S C	PW	V Z	IPLW	MMAR	M u C o n	ISA On Exc	ISA	U L R I	R X I	D S P 2 P	D S P	C T X T C	I T L	L P A	V E I C	V I n	SP	CD M M	МТ	SM	TL

#### **Table 9.53 Config3 Register Field Descriptions**

Field	ls				Reset	Compliance	
Name	Bits		Description	Read/Write	State		
M	31	present. If the (bit should read	ved to indicate that a <i>Config4</i> register is <i>Config4</i> register is not implemented, this as a 0. If the <i>Config4</i> register is impleshould read as a 1.	R	Preset by hardware	Required	
0	30	Must be writter	as zero; returns zeros on read.	0	0	Reserved	
CMGCR	29		nager memory-mapped Global Configu- Space is implemented.	R	Preset by hardware	Required for Coherent	
		Encoding	Meaning			Multiple -Core implementations that use the Coher-	
		0	CM GCR space is not implemented				
		1	CM GCR space is implemented				
						ency Man- ager.	
MSAP	28	MIPS SIMD A	rchitecture (MSA) is implemented.	R	Preset by	Required	
		Encoding	Meaning		hardware		
		0	MSA Module not implemented				
		1	MSA Module is implemented				

Table 9.53 Config3 Register Field Descriptions (Continued)

Field	ds				Boost	
Name	Bits		Description	Read/Write	Reset State	Compliance
BP	27		ster implemented. This bit indicates lting prior branch instruction word regis-	R	Preset by hardware	Required
		Encoding	Meaning			
		0	BadInstrP register not implemented			
		1	BadInstrP register implemented			
BI	26		er implemented. This bit indicates lting instruction word register is present.	R	Preset by hardware	Required
		Encoding	Meaning			
		0	BadInstr register not implemented			
		1	BadInstr register implemented			
SC	25	whether the Seg	ol implemented. This bit indicates gment Control registers SegCtl0, egCtl2 are present.	R	Preset by hardware	Required
		Encoding	Meaning			
		0	Segment Control not implemented			
		1	Segment Control is implemented			
PW	24	cates whether th	HardWare Page Table Walk implemented. This bit indicates whether the Page Table Walking registers PWBase, PWField and PWSize are present.		Preset by hardware	Required
		Encoding	Meaning			
		0	Page Table Walking not implemented			
		1	Page Table Walking is implemented			
VZ	23		Virtualization Module implemented. This bit indicates whether the Virtualization Module is implemented.		Preset by hardware	Required
		Encoding	Meaning			
		0	Virtualization Module not implemented			
		1	Virtualization Module is implemented			
		1				

**Table 9.53 Config3 Register Field Descriptions (Continued)** 

Field	ls				Donat		
Name	Bits		Description	Read/Write	Reset State	Compliance	
IPLW	22:21	Width of Statu	s <sub>IPL</sub> and Cause <sub>RIPL</sub> fields:	R	Preset by	Required if MCU ASE is	
		Encoding	Meaning		hardware	implemented	
		0	IPL and RIPL fields are 6-bits in width.				
		1	IPL and RIPL fields are 8-bits in width.				
		Others	Reserved.				
NMAP.	20:18	Status are use most-significan  If the RIPL fiel Cause are use most-significan	is 8-bits in width, bits 18 and 16 of a st the most-significant bit and second at bit, respectively, of that field.  d is 8-bits in width, bits 17 and 16 of a st the most-significant bit and second at bit, respectively, of that field.	D.	Durant las	Div.die	
MMAR	20:18		Architecture revision level.  ecture revision level is denoted by the  nfig.	R	Preset by hardware	Required if microMIPS is implemented	
		Encoding	Meaning				
		0	Release3/MIPSr3				
		1-7	Reserved				
			of <i>Config3</i> is zero, microMIPS32 is not nd this field is not used.				
MCU	17	MIPS® MCU	ASE is implemented.	R	Preset by	Required if	
		Encoding	Meaning		hardware	MCU ASE is implemented	
		0	MCU ASE is not implemented.			•	
		1	MCU ASE is implemented				
ISAOnExc	16		struction Set Architecture used after vecteption. Affects all exceptions whose offeto <i>EBase</i> .	RW if both instruc- tion sets are imple- mented; Preset if	Undefined	Required if microMIPS is implemented	
		Encoding	Meaning	only microMIPS is implemented.			
		0	MIPS32is used on entrance to an exception vector.				
		1	microMIPS is used on entrance to an exception vector.				

Table 9.53 Config3 Register Field Descriptions (Continued)

Fields  Name Bits					Boost		
Name	Bits		Description	Read/Write	Reset State	Compliance	
ISA	15:14	Indicates Instru	ction Set Availability.	R	Preset by hardware	Required if microMIPS is	
		Encoding	Meaning			implemented	
		0	Only MIPS32 Instruction Set is implemented.				
		1	Only microMIPS32 is implemented.				
		2	Both MIPS32 and microMIPS32 ISAs are implemented. MIPS32 ISA used when coming out of reset.				
		3	Both MIPS32and microMIPS32 ISAs are implemented. microMIPS32 ISA used when coming out of reset.				
ULRI	13	whether the Us mented.	ister implemented. This bit indicates erLocal Coprocessor 0 register is imple-	R	Preset by hardware	Required	
		Encoding	Meaning				
		0	UserLocal register is not implemented				
		1	UserLocal register is implemented				
RXI	12	Indicates wheth	her the <i>RIE</i> and <i>XIE</i> bits exist within the gister.	R	Preset by hardware	Required	
		Encoding	Meaning				
		0	The RIE and XIE bits are not implemented within the PageGrain register.				
		1	The RIE and XIE bits are implemented within the PageGrain register.				
DSP2P	11		Todule Revision 2 implemented. This bit er Revision 2 of the MIPS DSP Module	R	Preset by hardware	Required	
		Encoding	Meaning				
		0	Revision 2 of the MIPS DSP Module is not implemented				
		1	Revision 2 of the MIPS DSP Module is implemented				

**Table 9.53 Config3 Register Field Descriptions (Continued)** 

Fields Name Bits					Donat	
Name	Bits		Description	Read/Write	Reset State	Compliance
DSPP	10		Iodule implemented. This bit indicates PS DSP Module is implemented.	R	Preset by hardware	Required
		Encoding	Meaning			
		0	MIPS DSP Module is not implemented			
		1	MIPS DSP Module is implemented			
CTXTC	9	of the BadVPN	g registers is implemented and the width 2 field within the <i>Config</i> register register contents of the <i>ContextConfig</i> register.	R	Preset by hardware	Required
		Encoding	Meaning			
		0	ContextConfig is not implemented.			
		1	ContextConfig is implemented and is used for the Config <sub>BadVPN2</sub> field.			
ITL	8		race <sup>™</sup> mechanism implemented. This bit her the MIPS IFlowTrace is implemented.	R	Preset by hardware	Required (Release 2.1 Only)
		0	MIPS IFlowTrace is not implemented			
		1	MIPS IFlowTrace is implemented			
LPA	7	PageGrain reg fields and assoc Modification physical add feature of Re Modification PA: LLAddr, PageGrain Config5 <sub>MVF</sub> The following irequired: MTHC0, MF MTC0 modif For implementa	s to other optional COP0 registers with TagLo.	R	Preset by hardware	Required (Release 5)

Table 9.53 Config3 Register Field Descriptions (Continued)

Fields Name Bits					Reset		
Name	Bits		Description	Read/Write	State	Compliance	
VEIC	6	Support for an mented.	external interrupt controller is imple-	R	Preset by hardware	Required (Release 2	
		Encoding	Meaning			Only)	
		0	Support for EIC interrupt mode is not implemented				
		1	Support for EIC interrupt mode is implemented				
		this bit returns: This bit indicat support for an e	or implementations of Release 1 of the Architecture, is bit returns zero on read. his bit indicates not only that the processor contains apport for an external interrupt controller, but that such controller is attached.				
VInt	5		upts implemented. This bit indicates ed interrupts are implemented.	R	Preset by hardware	Required (Release 2	
		Encoding	Meaning			Only)	
		0	Vector interrupts are not implemented				
		1	Vectored interrupts are implemented				
		For implementa	ations of Release 1 of the Architecture, zero on read.				
SP	4	Small (1KByte PageGrain reg	) page support is implemented, and the gister exists	R	Preset by hardware	Required (Release 2	
		Encoding	Meaning			Only)	
		0	Small page support is not implemented				
		1	Small page support is implemented				
		For implementa this bit returns	ations of Release 1 of the Architecture, zero on read.				
CDMM	3		ce Memory Map implemented. This bit ner the CDMM is implemented.	R	Preset by hardware	Required	
		Encoding	Meaning				
		0	CDMM is not implemented				
		1	CDMM is implemented				

**Table 9.53 Config3 Register Field Descriptions (Continued)** 

Field	ds				Reset		
Name	Bits		Description	Read/Write	State	Compliance	
МТ	2		odule implemented. This bit indicates IPS MT Module is implemented.	R	Preset by hardware	Required	
		Encoding	Meaning				
		0	MIPS MT Module is not implemented				
		1	MIPS MT Module is implemented				
SM	1	whether the Sn	ASE implemented. This bit indicates nartMIPS ASE is implemented.  Meaning	R	Preset by hardware	Required	
		Encoding	SmartMIPS ASE is not implemented				
		1	SmartMIPS ASE is inclimplemented  SmartMIPS ASE is implemented				
TL	0	Trace Logic im or data trace is	plemented. This bit indicates whether PC implemented.	R	Preset by hardware	Required	
		Encoding	Meaning				
		0	Trace logic is not implemented				
		1	Trace logic is implemented				

## 9.45 Configuration Register 4 (CP0 Register 16, Select 4)

**Compliance Level:** *Required* if any optional feature described by this register is implemented: Release 2 of the Architecture; *Optional* otherwise.

The Config4 register encodes additional capabilities.

The number of page-pair entries within the FTLB = decode(FTLBSets) \* decode(FTLBWays).

The number of page-pair entries accessible in the VTLB is defined by concatenating  $Config4_{VTLBSizeExt}$  and  $Config1_{MMUSize}$ . Modifying VTLB size can be used to allow software to reserve high index slots in the VTLB.

Figure 9.46 shows the format of the Config4 register; Table 9.54 describes the Config4 register fields.

31 30 29 24 23 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 AE VTLBSizeExt **KScrExist** MMU M ΙE Definition Depends on MMUExtDef ExtDef **FTLB** FTLBWays If MMUExtDef=3 0 **FTLBSets** PageSize **FTLB** If MMUExtDef=2 000 **FTLBWays FTLBSets PageSize** If MMUExtDef=1 000000 MMUSizeExt If MMUExtDef=0 00000000000000

Figure 9.46 Config4 Register Format

**Table 9.54 Config4 Register Field Descriptions** 

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
M	31	This bit is reserved to indicate that a <i>Config5</i> register is present. If the <i>Config5</i> register is not implemented, this bit should read as a 0. If the <i>Config5</i> register is implemented, this bit should read as a 1.	R	Preset by hardware	Required

**Table 9.54 Config4 Register Field Descriptions (Continued)** 

Fie	lds			Read /	Reset	
Name	Bits	=	Description	Write	State	Compliance
IE	30:29	TLB invalidate	nstruction support/configuration.	R	Preset by hardware	Required for TLBINV, TLBINVF,
		Encoding	Meaning			EntryHi <sub>EHINV</sub>
		00	TLBINV, TLBINVF, <i>EntryHi</i> <sub>EHINV</sub> not supported by hardware			These features
		01	Reserved.			must be imple- mented if Seg-
		10	TLBINV, TLBINVF supported.  EntryHi <sub>EHINV</sub> supported. Refer to Volume II for the full description of these instructions.  TLBINV* instructions operate on one			mentation Control is implemented. These features
		11	TLB entry.  TLBINV, TLBINVF supported.  EntryHi <sub>EHINV</sub> supported. Refer to Volume II for the full description of these instructions.  TLBINV* instructions operate on entire MMU.			are recommended for FTLB/VTLB MMUs.
AE	28	If this bit is set,	then $EntryHI_{ASID}$ is extended to 10 bits.	R	Preset by hardware	Required
VTLB- SizeExt	27:24	left of the most-	$E_{XT}$ =3 then this field is concatenated to the significant bit of the $Config1_{MMUSize}$ the size of the VTLB.	R	Preset by hardware	Required if MMUExt- Def=3
KScr Exist	23:16	nel-mode softwa Each bit represents Bit 16 represents	any scratch registers are available to kerure within COP0 Register 31.  Ints a select for Coproecessor0 Register 31.  Is Select 0, Bit 23 represents Select 7.	R	Preset by hardware	Required if Kernel Scratch Registers are available
		Scratch registers sented in this fie mented, Bit 16 i	he associated scratch register is imple- lable for kernel-mode software.  s meant for other purposes are not repre- ld. For example, if EJTAG is imple- s preset to zero even though DESAVE			
		future debug pur	mented at Select 0. Select 1 is reserved for poses and should not be used as a kernel so bit 17 is preset to zero.			

**Table 9.54 Config4 Register Field Descriptions (Continued)** 

Fie	lds					Read /	Reset	
Name	Bits		Descr	iption		Write	State	Compliance
MMU Ext Def	15:14	MMU Extension Defines how Co		s to be interpreted.		R	Preset by hardware	Required
		Encoding		Meaning				
		0	-	:0] - Must be writtens zeros on read.	n as			
		1	Config4[7:0	)] used as MMUSiz	eExt.			
		2	Config4[7:4	o] used as FTLBSet l] used as FTLBWa es] used as FTLBPa	ys.			
		3	Config4[3:0 Config4[7:4 Config4[12	VTLB supported.  Of used as FTLBSet.  Used as FTLBWa.  Used as FTLBWa.  Used as FTLBPa.  Used as VTLBS.	ys. .geSize.			
FTLB	10:8	Indicates the Pa	ge Size of the	FTLB Array Entri	es.	RW if	Preset by	Required if
Page Size		Er	coding	Page Size		multiple FTLB	hardware, chosen value	MMUExt- Def=2
			0	1 KB		pagesizes	is implemen-	Del-2
			1	4 KB	1	are implle-	tation spe-	
			2	16 KB		mented	cific	
			3	64KB		R if only		
			4	256 KB		one FTLB		
			5	1 GB		page size is imple-		
			6	4 GB		mented.		
			7	Reserved				
		these sizes, ever can detect if a F the desired size mented, the regi ing. If the size is is not changed.  The FTLB must register field value behavior is UNI	a subset of of TLB page size into this register field is us not implement the flushed of the is changed DEFINED if	to implement any sonly one pagesize. So is implemented by ster field. If the size pdated to the desire ented, the register fifth of any valid entries by the software. The latter are valid FTL and using a common	oftware y writing is imple- d encod- eld value efore this FTLB B entries			

**Table 9.54 Config4 Register Field Descriptions (Continued)** 

Field	ds					Read /	Reset	
Name	Bits		Descr	ription		Write	State	Compliance
FTLB	12:8	Indicates	s the Page Size of the	FTLB Array Entr	ies.	R/W if	Preset by	Required if
Page Size			Encoding	Page Size		multiple FTLB	hardware, chosen value	MMUExt- Def=3
			0	1 KB		pagesizes	is implemen-	Del=3
			1	4 KB		are imple-	tation spe-	
			2	16 KB		mented	cific	
			3	64KB		R if only		
			4	256 KB		one FTLB		
			5	1 MB		page size		
			6	4 MB		is imple- mented.		
			7	16 MB		mented.		
			8	64 MB				
			9	256 MB				
			10	1 GB				
			11	4 GB				
			12	16 GB				
			13	64 GB				
			14	256 GB				
			15	1 TB				
			16	4 TB				
			17	16 TB				
			18	64 TB				
			19	256 TB				
		these siz can detect the desir mented, ing. If the is not che. The FTL register to behavior	entations are allowed es, even a subset of out if an FTLB page si ed size into this register field is use size is not implementated.  B must be flushed out in the company of the company	only one page size. ze is implemented better field. If the size pdated to the desire ented, the register fany valid entries bed by software. The there are valid FTI	Software by writing e is imple- ed encod- iield value before this FTLB B entries			

**Table 9.54 Config4 Register Field Descriptions (Continued)** 

Fields Name Bits					Read /	Reset	
Name	Bits		Desc	cription	Write	State	Compliance
FTLB	7:4	Indicates	s the Set Associativ	ity of the FTLB Array.	R	Preset by	Required if
Ways			Encoding	Associativity		hardware	MMUExt- Def=2
			0	2			DCI-2
			1	3			
			2	4			
			3	5			
			4	6			
			5	7			
			6	8			
			7-15	Reserved			
FTLB Sets	3:0	Indicates Array.	s the number of Set	s per Way within the FTLB	R	Preset by hardware	Required if MMUExt- Def=2
			Encoding	Sets per Way			
			0	1			
			1	2			
			2	4			
			3	8			
			4	16			
			5	32			
			6	64			
			7	128			
			8	256			
			9	512			
			10	1024			
			11	2048			
			12	4096			
			13	8192			
			14	16384			
			15	32768			
MMU Size Ext	7:0		g4 <sub>MMUExt</sub> =1 then manual field.	this field is an extension of	R	Preset by hardware	Required if MMUExt- Def=1
LIAT.				o the left of the most-significate the size of			DCI-1

9.45	Configuration	Register	4 (CP0	Register 16	, Select 4)	
------	---------------	----------	--------	-------------	-------------	--

## 9.46 Configuration Register 5 (CP0 Register 16, Select 5)

**Compliance Level:** *Required* if any optional feature described by this register is implemented: Release 3 of the Architecture; *Optional* otherwise.

The Config5 register encodes additional capabilities:

- Cache Error exception vector control.
- Segmentation Control legacy compatability.
- Existence of EVA instructions (LBK, LBUK, LHK, LHUK, LWK, SBK, SHK, SWK).
- Existence of the User Mode FP Register mode-changing facility (*UFR*).
- Existence of the Nested Fault feature (NestedExc, NestedEPC).
- Existence of COP0 MAAR and MAARI (MRP).
- Support for additional LL/SC instruction handling capabilities (*LLB*).
- Existence of MTHC0 and MFHC0 instructions.

Figure 9.47 shows the format of the Config5 register; Table 9.56 describes the Config5 register fields.

#### Figure 9.47 Config5 Register Format

31	30	29	28	27	26	•	6	5	4	3	2	1	0
M	K	CV	EVA	MSAEn		0	ľ	MVH	LLB	MRP	UFR	0	NFExists

#### **Table 9.55 Config5 Register Field Descriptions**

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
M	31	This bit is reserved to indicate that as yet undefined configuration registers are present. With the current architectural definition, this bit should always read as a 0.	R	Preset by hardware	Required

**Table 9.55 Config5 Register Field Descriptions (Continued)** 

Fie	lds			Read /	Reset		
Name	Bits		Description	Write	State	Compliance	
K	30		Config <sub>K0</sub> , Config <sub>Ku</sub> , Config <sub>K23</sub> Cache ibute control if Segmentation Control is	R/W	0	Segmentation Control. (Refer to 4.1.4	
		Encoding	Meaning			on page 28)	
		0	Config <sub>K0</sub> , Config <sub>Ku</sub> , Config <sub>K23</sub> enabled.				
		1	Configk0, Config <sub>Ku</sub> , Config <sub>K23</sub> disabled.				
CV	29 Cache Error Exception Vector control. Disables logic for ing use of kseg1 region in the event of a Cache Error exception when Status <sub>BEV</sub> =0.		1 region in the event of a Cache Error	R/W	0	Required for Segmentation Control. (Refer to 4.1.4	
		Encoding	Meaning			on page 28)	
		0	On Cache Error exception, vector address bits 3129 forced to place vector in kseg1.				
		1	On Cache Error exception, vector address uses full <i>EBase</i> value for bits 3129.				
EVA	28	Enhanced Virtu	al Addressing instructions implemented	R	Preset by hardware	Optional	
MSAEn	27	MIPS SIMD A	rchitecture (MSA) Enable.	R/W	0	Required if	
		Encoding	Meaning			MSA Module is imple-	
		0	MSA instructions and registers are disabled. Executing a MSA instruction causes a MSA Disabled exception.			mented.	
		1	MSA instructions and registers are enabled.				
0	26:5	Returns zeros o	n read.	R0	0	Reserved	

Table 9.55 Config5 Register Field Descriptions (Continued)

Bits				d / Reset	
		Description	Write	State	Compliance
5	tions are implen Currently these	Move To/From High COP0 (MTHC0/MFHC0) instructions are implemented.  Currently these instructions are only required for Extended Physical Addressing (XPA).		_	Required for XPA (Release 5)
	Encoding	Meaning			
	0	MTHC0 and MFHC0 are not supported. COP0 extensions do not exist.			
	1	MTHC0 and MFHC0 are supported. Extensions to 32-bit COP0 registers exist.			
4	Features enabled	d by Config5 <sub>LLB</sub> =1 are recommended if	R	Preset by hardware	Required if LLB support implemented (Release 5)
	Encoding	Meaning			
	0	No new support added. Hardware is pre-Release 5 LL/SC compatible.			
	1	Additional support exists:     ERETNC instruction added.     COP0 <i>LLAddr<sub>LLB</sub></i> is mandatory. <i>LLbit</i> is software accessible through <i>LLAddr</i> [0].     SC instruction behaviour is modified.			
3			R	Preset by hardware	Required if MAAR(I) implemented
	Encoding	Meaning			(Release 5)
	0	MAAR and MAARI not present.			
	1	MAAR and MAARI present. Software may program these registers to apply additional attributes to fetch/load/store access to memory/IO address ranges			
		Currently these Extended Physic .  Encoding  0  1  4 Load-Linked Bi Features enabled Virtualization is .  Encoding  0  1  3 COPO Memory and MAARI, are .  Encoding  0	Currently these instructions are only required for Extended Physical Addressing (XPA).    Encoding   Meaning	Currently these instructions are only required for Extended Physical Addressing (XPA).    Fincoding   Meaning	Currently these instructions are only required for Extended Physical Addressing (XPA).    Encoding   Meaning

Table 9.55 Config5 Register Field Descriptions (Continued)

Fields					Reset	
Name	Bits	_	Description	Read / Write	State	Compliance
UFR	2	This feature allows user-mode access to <i>Status<sub>FR</sub></i> using CTC1 and CFC1 instructions.		R/W if $FIR_{UFRP} = 1$ else $0^2$	0	Required in (Release 5)
		Encoding	Meaning			
		0	User-mode FR instructions not allowed.			
		1	User-mode FR instructions allowed.			
NF Exists	0	Indicates that the	Indicates that the Nested Fault feature exists.		Preset	Required if the Nested Fault
			alt feature allows recognition of faulting an exception handler.			feature exists.

<sup>1.</sup> Note on  $Config5_K$ , Segment CCA determination: Table 9.56 below shows which field determines the CCA of a segment when  $Config5_K$ =0 or  $Config5_K$ =1, on implementations with/without a TLB, when the region is accessed unmapped.

Table 9.56 SegCtl0 $_{\rm K}$  Segment CCA Determination

Segment	Config5 <sub>K</sub> =0	Config5 <sub>K</sub> =0	Config5 <sub>K</sub> =1
	No TLB	With TLB	
0	Config <sub>K23</sub>	Undefined <sup>1</sup>	SegCtl0 <sub>C0</sub>
1	Config <sub>K23</sub>	Undefined <sup>1</sup>	SegCtl0 <sub>C1</sub>
2	SegCtl1 <sub>C2</sub>	$SegCtl1_{C2}$	SegCtl1 <sub>C2</sub>
3	Config <sub>K0</sub>	$Config_{K0}$	SegCtl1 <sub>C3</sub>
4	Config <sub>KU</sub>	Undefined <sup>1</sup>	SegCtl2 <sub>C4</sub>
5	$Config_{KU}$	Undefined <sup>1</sup>	SegCtl2 <sub>C5</sub>

Note: Reset state of these regions is mapped on implementations containing a
TLB. Software must set *Config5<sub>K</sub>*=1 if it is programming any of these segments to
be used as unmapped on an implementation containing a TLB.

<sup>2.</sup> *Config5*<sub>UFR</sub> is R/W if an FPU is present, and if the User-mode FR changing feature is present, i.e. if FIR<sub>UFRP</sub> is set. Otherwise Config5<sub>UFR</sub> is 0.

## 9.47 Reserved for Implementations (CP0 Register 16, Selects 6 and 7)

Compliance Level: Implementation Dependent.

CP0 register 16, Selects 6 and 7 are reserved for implementation-dependent use and is not defined by the architecture. In order to use CP0 register 16, Selects 6 and 7, it is not necessary to implement CP0 register 16, Selects 2 through 5 only to set the *M* bit in each of these registers. That is, if the *Config2* and *Config3* registers are not needed for the implementation, they need not be implemented just to provide the M bits.

The architecture only defines the use of the M bits for presence detection of Selects 1 to 5.

## 9.48 Load Linked Address (CP0 Register 17, Select 0)

**Compliance Level:** *Optional* prior to Release 5. *Required* in Release 5 if *Config5*<sub>LLB</sub>=1.

The *LLAddr* register contains relevant bits of the physical address read by the most recent Load Linked instruction. This register is implementation-dependent, is for diagnostic purposes only, and serves no function during normal operation.

If XPA, a Release5 feature that permits a PA size larger than 36 bits, is supported, is extended to support up to a 59-bit PA, as specified in the MIPS64 LLAddr instruction definition. The number of additional bits supported is a function of the physical address size. Any high-order bits greater than bit 31 of this register are accessed with MTHC0 and MFHC0 instructions.

Release 5 also provides software with the ability to read and clear the LLbit, which is set when an LL instruction is executed. The presence of LLB in LLAddr in Release 5 can be detected by software through  $Config5_{LLB}$ .

Figure 9-48 shows the format of the *LLAddr* register and Table 9.57 describes the *LLAddr* register fields for pre-Release 5 implementations.

Figure 9-49 shows the format of the *LLAddr* register; Table 10 describes the *LLAddr* register fields.

#### Figure 9-48 LLAddr Register Format (pre Release 5)



#### Table 9.57 LLAddr Register Field Descriptions (pre Release 5)

Fie	elds		Read / Reset Write State Compli		
Name	Bits	Description			Compliance
PAddr	310	This field encodes the physical address read by the most recent Load Linked instruction. The format of this register is implementation-dependent, and an implementation may implement as many of the bits or format the address in any way that it finds convenient.	R	Undefined	Optional

#### Figure 9-49 LLAddr Register Format (Release 5)



Table 10: LLAddr Register Field Descriptions (Release 5)

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
PAddr	631	This field encodes the physical address read by the most recent Load Linked instruction. The format of this register is implementation-dependent, and an implementation may implement as many of the bits or format the address in any way that it finds convenient.  **LLAddr[1]* is always aligned to PA[5], which implies that *PAddr* is always 32-byte aligned.  In Release 5 implementations that do not support XPA (*Config3_LPA = 0*), this field represents up to 36 bits of PA. *LLAddr* is then equivalent to a 32-bit register with *LLAddr[31]* equal to PA[35].  If *Config3_LPA = 1*, then up to a 59-bit PA can be supported with *LLAddr[54] = PA[59].  The number of physical address bits is implementation-specific. For the unimplemented address bits, writes are ignored and reads return zero.	R	Undefined	Optional
LLB	0	LLbit.  LLB is set when the LL instruction is executed. The SC instructions and other hardware events may clear LLB.  This field allows the LLbit to be software accessible.  LLB can be cleared by software but cannot be set.	R/W	0	Required if Config5 <sub>LLB</sub> =1 (Release 5)

## 9.49 Memory Accessibility Attribute Register (CP0 Register 17, Select 1)

**Compliance Level:** Optional

The MAAR register is a read/write register included in Release 5 of the architecture that defines the accessibility attributes of physical address regions. In particular, MAAR defines whether a instruction fetch or data load can speculatively access such a region within the physical address bounds specified by the MAAR.

If the MAAR function yields a valid attribute, it will only override any equivalent attribute determined through other means, if it provides a more conservative outcome. For example, if the MMU yields a cacheable CCA, but MAAR yields a speculate attribute set to 0, then the access should not speculate as determined by the MAAR result. Similarly, if the MMU yields an uncacheable CCA, but MAAR yields a speculate attribute set to 1, then the access should not speculate.

In Release 5, the CCA of an access now defines speculation, along with MAAR. An access with a cacheable CCA is allowed to speculate. An access with uncacheable CCA on the other hand is not allowed to speculate unless the uncacheable CCA=7 (UCA) is used. The final speculative attribute is a combination of the CCA and MAAR as described above.

The address range specified by a *MAAR* may be used to specify an attribute for any region of the address space, whether memory (DRAM) or memory-mapped I/O.

MAAR is impacted by Extended Physical Addressing (XPA), a Release 5 feature, if included. If XPA is supported, then MAAR must be extended by additional physical address bits. To maintain atomicity of the write to an extended MAAR, two valid bits, VL and VH are required. The use of both bits is conditional on PageGrain<sub>ELPA</sub>. While a write to the upper half of the extended MAAR could precede the write to the lower half to maintain atomicity, the required property of MTC0 to zero out extended PA bits prevents software from using this method.

It is recommended that Release 5 implementations of the architecture include the MAAR feature to allow architectural instead of implementation-dependent definition of speculation.

The Release 5 specification of MAAR requires that MAAR registers be paired, i.e., one specifies an upper bounds of the address range, and the other the lower bound. Future extensions to this specification may allow the flexibility of not pairing registers to allow fewer registers to be implemented with contiguous address ranges but different attribute types.

MAAR must be implemented in conjunction with MAARI (MAAR Index, CP0 Register 17, Sel 2). MAARI must be initialized with the appropriate MAARI register number before the MAAR is accessed with an MTC0 or MFC0. An EHB instruction is required to be placed between the write to MAARI and subsequent execution of MTC0 or MFC0 that specifies MAAR.

The presence of MAAR can be detected by software through Config5<sub>MRP</sub>.

Figure 9.50 shows the format of the MAAR register; Table 9.1 describes the MAAR register fields.

#### **Operation:**

The pseudo-code shows a 3-pair MAAR implementation to determine speculation. It is recommended that implementations follow this description to enable portable software. As described, software must set the logical valid to 1 of each register in the pair to enable a MAAR pair. It may however, clear any one logical valid of the pair to invalidate the whole MAAR pair. Once both logical valids are set to 1, hardware factors in the speculate attribute of only the upper MAAR register with even index. The logical valid is determined as described in the pseudo-code below.

```
speculate_{CCA} \leftarrow 0 // default is not to speculate
// Modify speculate attribute as per CCA of memory access (Release 5)
// Release 5: cached CCA and UCA speculates
if ((CCA == "cached") or (CCA == "uncached-accelerated(UCA)"))
               \texttt{speculate}_{\texttt{CCA}} \, \leftarrow \, \texttt{1}
endif
// Now factor in MAAR
MAARmatch \leftarrow 0
speculate_{MAAR} \leftarrow 1
// Example of 40-bit PA is 64KB aligned
PA Align \leftarrow PA[39:16]
for (i=0; i<6; i=i+2) // assume 3 pairs
     // Factor in XPA (Extended Physical Addressing)
    \mathit{MAAR[i]}_{V} = \mathit{MAAR[i]}_{VL} \ \mathit{and} \ (\mathit{MAAR[i]}_{VH} \ \mathit{or} \ \mathit{not} \ \mathit{PageGrain}_{\mathit{ELPA}})
     \mathit{MAAR}\texttt{[i+1]}_{\mathit{V}} = \mathit{MAAR}\texttt{[i+1]}_{\mathit{VL}} \; \mathit{and} \; \left(\mathit{MAAR}\texttt{[i+1]}_{\mathit{VH}} \; \mathit{or} \; \mathit{not} \; \mathit{PageGrain}_{\mathit{ELPA}}\right)
     if (MAAR[i]_V and MAAR[i+1]_V) // both logical valids must be set to 1
          if ((MAAR[i][35:12] >= PA Align) && // upper bound
                    (MAAR[i+1][35:12] <= PA_Align))// lower bound
               \texttt{speculate}_{\texttt{MAAR}} \leftarrow \texttt{speculate}_{\texttt{MAAR}} \ \texttt{and} \ \texttt{MAAR[i]}_{\texttt{S}}
               MAARmatch \leftarrow 1
          endif
     endif
endfor
// if no MAAR is valid, or no MAAR match occurs, then speculate_{MAAR} \leftarrow 0
speculate \leftarrow speculate_{MAAR} and speculate_{CCA} and MAARmatch
```

#### **Programming Notes:**

The purpose of *MAAR* is to control speculation on load or fetch access to memory and IO address. A load is considered speculative if it accesses memory prior to its being the oldest instruction to retire. A fetch typically always speculates on access to memory, while never speculating to IO. For implementations that support load or fetch speculation, support and initialization of *MAAR* is a requirement.

MAAR as defined has the following properties:


- If all MAAR instances are invalid, then no speculation is allowed. This allows the MAAR initialization to occur at any point of time without the risk of execution speculative (bad path) loads or fetches from issuing to IO addresses, with the tradeoff possibly being lower performance.
- If any MAAR region enables speculation, then accesses to physical addresses outside this MAAR region must be non-speculative, unless the physical address of the access matches against a MAAR region with speculation enabled. This access can then speculate.
- MAAR overlap is allowed: This allows non-speculative MAAR region to overlap a speculative MAAR region. For
  e.g., with this property, a non-speculative region can be overlayed on a speculative DRAM region with the use of
  just two MAAR pairs.

For software to enable a speculative region out of reset, it should first initialize *MAAR*[31:0] and then *MAAR*[63:32], assuming XPA is supported and to be enabled.

Software must follow the described method for *reprogramming* the state of a *MAAR* pair. The example assumes XPA is supported.

- Disable the MAAR pair by clearing MAAR<sub>VL</sub> and MAAR<sub>VH</sub>. Accesses to the MAAR region become non-speculative.
- Program *PageGrain<sub>ELPA</sub>* as needed.
- Set  $MAAR_{VL}$  along with other fields in MAAR[31:0]
- Initialize *MAAR*[63:32] if XPA is enabled.

#### Figure 9.50 MAAR Register Format



#### **Table 9.1 MAAR Register Field Descriptions**

Fiel	Fields			Read/Wri		
Name	Bits		Description	te	Reset State	Compliance
VH	63	Valid, High 32-b		R/W	0	Required if XPA supported, otherwise
		Encoding	Meaning			Reserved
		0	MAAR[63:32] is not valid and should not modify behavior of any instruction fetch or data load.			
		1	MAAR[63:32] is valid and may modify behavior of any instruction fetch or data load that falls within the range of addresses specified by the MAAR register pair.			
		must be factored is valid: $MAAR_V = MAA$ $PageGrain_{EL}$ . If either valid bi ister pair is set to thus will not moware may thus c	rted and enabled, then both VL and VH in determining whether a MAAR register $R_{VL}$ and $(MAAR_{VH})$ or not $PA$ (as calculated above) of the MAAR region, then the pair is assumed invalid and diffy behavior of a memory access. Softlear one valid in one register of the invalidate the MAAR comparison.			

**Table 9.1 MAAR Register Field Descriptions** 

Fie	Fields			Read/Wri		
Name	Bits		Description	te	Reset State	Compliance
0	62:56	Reserved. Write	Reserved. Writes are ignored, read as 0.			Required
ADDR	55:12	MAAR regions least significant If the register sp address must be If the register sp address must be See MAAR Indeto determine wh	rays specify a physical address. are at least 64KB aligned, and thus the bit of ADDR is equal to PA[16]. ecifies the upper bound then any sourced less than or equal to ADDR. ecifies the lower bound then any sourced greater than or equal to ADDR. ex (CP0 Register 17, Select 2) for method ich register is upper of lower in a pair.  A[16]. This allows a 32-bit MAAR to	R/W	Undefined	Required
		If XPA is includ maximum of 59 should be treated register must be accessible by M' Release 5. An in	of PA, where MAAR[31] = PA[35]. ed, then ADDR may be extended to a physical address bits. Unused PA bits as reserved. For this purpose, the MAAR extended by upto an additional 32-bits, THC0 and MFHC0 which are defined in applementation that does not support XPA e-bit MAAR register.			
0	15:2	Reserved. Write	s are ignored, read as 0.	R	0	Required
S	1		nalified as non-speculative, it must be old- efore being allowed to access memory or d regions.	R/W	Undefined	Required
		Encoding	Meaning			
		0	Instruction fetch or data load that matches MAAR register pair address range is <i>never</i> allowed to speculatively access address range.			
		1	Instruction fetch or data load that matches MAAR register pair address range <i>may</i> be allowed to speculate.			
		MAAR regions are allowed to overlap. The cumulative speculative attribute for overlapping regions is determined by ANDing individual valid MAAR pair speculation attributes.				

**Table 9.1 MAAR Register Field Descriptions** 

Field	Fields			Read/Wri		
Name	Bits	_	Description	te	Reset State	Compliance
VL	VL 0 Valid, Low 32-bits		its	R/W	0	Required
		Encoding	Meaning			
		0	MAAR[31:0] is not valid and should not modify behavior of any instruction fetch or data load.			
		1	MAAR[31:0] is valid and may modify behavior of any instruction fetch or data load that falls within the range of addresses specified by the MAAR register pair.			
		must be factored is valid:	rted and enabled, then both VL and VH in determining whether a MAAR register $R_{VL}$ and (MAAR $_{VH}$ or not $_{PA}$ )			
		ister pair is set to thus will not mo ware may thus c	t (as calculated above) of the MAAR reg- o 0, then the pair is assumed invalid and dify behavior of a memory access. Soft- lear one valid bit in one register of the avalidate the MAAR comparison.			

Table 9.2 shows how the valid attribute for a MAAR pair is determined from the cumulative individual MAAR register valids.

**Table 9.2 Valid Determination for MAAR Pair** 

MAAR[i] <sub>V</sub> where i is even	MAAR[i+1] <sub>V</sub>	Result
0	0	Result is invalid
0	1	Result is invalid
1	0	Result is invalid
1	1	Result is valid

Table 9.3 shows how the speculate attribute for a MAAR pair is determined by the cumulative individual speculate attributes.

**Table 9.3 Speculate Determination for MAAR Pair** 

MAAR[i] <sub>S</sub> where i is even	MAAR[i+1] <sub>S</sub>	Result
1	0/1	Valid access may speculate
0	0/1	Valid access may never speculate

### 9.50 Memory Accessibility Attribute Register Index (CP0 Register 17, Select 2)

#### **Compliance Level:** Optional

MAAR Index is used in conjunction with an implementation that supports MAAR registers (CP0 Register 17, Select 1). Multiple MAAR registers may be implemented - MAAR Index is used to specify a MAAR register number that may be accessed by software with an MTC0 or MFC0 instruction.

MAAR Index is always required if MAAR (CP0 Register 17, Select 1) is supported. This is because MAARs are paired in Release 5, and thus there is always more than one MAAR register.

Prior to access by MTC0 or MFC0, software must set  $\texttt{MAARI}_{\texttt{INDEX}}$  to the appropriate value.

Figure 9.51 shows the format of the MAAR Index register; Table 9.4 describes the MAAR Index register fields.

The presence of MAARI can be detected by software through  $Config5_{MRP}$ 

#### Figure 9.51 MAAR Index Register Format



#### **Table 9.4 MAAR Index Register Field Descriptions**

Fie	elds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
0	31:6	Reserved. Writes are ignored, read as 0.	R	0	Required

**Table 9.4 MAAR Index Register Field Descriptions** 

Fiel	ds			Read/		
Name	Bits		Description	Write	Reset State	Compliance
INDEX	5:0	specifies the MA MAAR registers	MAAR registers is greater than 1. INDEX AAR register to access.  s are paired. The least-significant bit of led as follows to indicate which register of accessed.	R/W	Undefined	Required
	Encoding Meaning					
		0	This register specifies the upper address bound of the MAAR register pair.			
		1	This register specifies the lower address bound of the MAAR register pair.			
		tion dependent by Software may we maximum value value written is	MAAR registers included is implementated that must be an even number in Release 5. The rite all ones to Index to determine the supported. Other than the all ones, if the not supported, then Index is unchanged alue. The register range is always contigualue 0.			

## 9.51 WatchLo Register (CP0 Register 18)

#### **Compliance Level:** *Optional.*

The WatchLo and WatchHi registers together provide the interface to a watchpoint debug facility which initiates a watch exception if an instruction or data access matches the address specified in the registers. As such, they duplicate some functions of the EJTAG debug solution. Watch exceptions are taken only if the EXL and ERL bits are zero in the Status register. If either bit is a one, the WP bit is set in the Cause register, and the watch exception is deferred until both the EXL and ERL bits are zero.

An implementation may provide zero or more pairs of *WatchLo* and *WatchHi* registers, referencing them via the select field of the MTC0/MFC0 instructions, and each pair of *Watch* registers may be dedicated to a particular type of reference (e.g., instruction or data). Software may determine if at least one pair of *WatchLo* and *WatchHi* registers are implemented via the *WR* bit of the *Config1* register. See the discussion of the *M* bit in the *WatchHi* register description below.

The WatchLo register specifies the base virtual address and the type of reference (instruction fetch, load, store) to match. If a particular Watch register only supports a subset of the reference types, the unimplemented enables must be ignored on write and return zero on read. Software may determine which enables are supported by a particular Watch register pair by setting all three enables bits and reading them back to see which ones were actually set.

It is implementation-dependent whether a data watch is triggered by a prefetch, CACHE, or SYNCI (Release 2 and subsequent releases only) instruction whose address matches the *Watch* register address match conditions. For micro-MIPS implementations, it is implementation-dependent whether a match occurs if the second half-word overlaps a watched address and the first half-word does not overlap with the watched address.

Figure 9.52 shows the format of the WatchLo register; Table 9.5 describes the WatchLo register fields.





#### Table 9.5 WatchLo Register Field Descriptions

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
VAddr	313	This field specifies the virtual address to match. Note that this is a doubleword address, since bits [2:0] are used to control the type of match.	R/W	Undefined	Required
I	2	If this bit is one, watch exceptions are enabled for instruction fetches that match the address and are actually issued by the processor (speculative instructions never cause Watch exceptions).  If this bit is not implemented, writes to it must be ignored, and reads must return zero.	R/W	0	Optional

**Table 9.5 WatchLo Register Field Descriptions** 

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
R	1	If this bit is one, watch exceptions are enabled for loads that match the address. For the purposes of the MIPS16e PC-relative load instructions, the PC-relative reference is considered to be a data, rather than an instruction reference. That is, the watchpoint is triggered only if this bit is a 1. If this bit is not implemented, writes to it must be ignored, and reads must return zero.	R/W	0	Optional
W	0	If this bit is one, watch exceptions are enabled for stores that match the address.  If this bit is not implemented, writes to it must be ignored, and reads must return zero.		0	Optional

## 9.52 WatchHi Register (CP0 Register 19)

#### **Compliance Level:** *Optional.*

The *WatchLo* and *WatchHi* registers together provide the interface to a watchpoint debug facility which initiates a watch exception if an instruction or data access matches the address specified in the registers. As such, they duplicate some functions of the EJTAG debug solution. Watch exceptions are taken only if the *EXL* and *ERL* bits are zero in the *Status* register. If either bit is a one, the *WP* bit is set in the *Cause* register, and the watch exception is deferred until both the *EXL* and *ERL* bits are zero.

An implementation may provide zero or more pairs of WatchLo and WatchHi registers, referencing them via the select field of the MTC0/MFC0 instructions, and each pair of Watch registers may be dedicated to a particular type of reference (e.g., instruction or data). Software may determine if at least one pair of WatchLo and WatchHi registers are implemented via the WR bit of the Config1 register. If the M bit is one in the WatchHi register reference with a select field of 'n', another WatchHi/WatchLo pair is implemented with a select field of 'n+1'.

The WatchHi register contains information that qualifies the virtual address specified in the WatchLo register: an ASID, a G(lobal) bit, an optional address mask, and three bits (I, R, and W) that denote the condition that caused the watch register to match. If the G bit is one, any virtual address reference that matches the specified address will cause a watch exception. If the G bit is a zero, only those virtual address references for which the ASID value in the WatchHi register matches the ASID value in the EntryHi register cause a watch exception. The optional mask field provides address masking to qualify the address specified in WatchLo.

The *I*, *R*, and *W* bits are set by the processor when the corresponding watch register condition is satisfied and indicate which watch register pair (if more than one is implemented) and which condition matched. When set by the processor, each of these bits remain set until cleared by software. All three bits are "write one to clear", such that software must write a one to the bit in order to clear its value. The typical way to do this is to write the value read from the *WatchHi* register back to *WatchHi*. In doing so, only those bits which were set when the register was read are cleared when the register is written back.

Figure 9.53 shows the format of the WatchHi register; Table 9.6 describes the WatchHi register fields.

#### Figure 9.53 WatchHi Register Format

31	30	29 28	27 26	25 24	23	16	15 12	11	3	2	1	0
M	G	WM	0	EAS	ASID		0	Mask		I	R	W

#### Table 9.6 WatchHi Register Field Descriptions

Fields			Read /	Reset			
Name	Bits	Description	Write	State	Compliance		
M	31	If this bit is one, another pair of $WatchHi/WatchLo$ registers is implemented at an MTC0 or MFC0 select field value of ' $n+1$ '	R	Preset	Required		

Table 9.6 WatchHi Register Field Descriptions

Fields			Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
G	30	If this bit is one, any address that matches that specified in the <i>WatchLo</i> register will cause a watch exception. If this bit is zero, the <i>ASID</i> field of the <i>WatchHi</i> register must match the <i>ASID</i> field of the <i>EntryHi</i> register to cause a watch exception.	R/W	Undefined	Required	
WM	29:28	Reserved for Virtualization Module.	0	0	Reserved	
EAS	25:24	If $Config4_{AE} = 1$ then these bits extend the $ASID$ field of this register.  If $Config4_{AE} = 0$ then Must be written as zero; returns zero on read.	If $Config4_A$ E = 1 then $R/Welse 0$	If Config4 <sub>AE</sub> = 1 then Undefined else 0	Required	
ASID	2316	ASID value which is required to match that in the <i>EntryHi</i> register if the <i>G</i> bit is zero in the <i>WatchHi</i> register.	R/W	Undefined	Required	
Mask	113	Optional bit mask that qualifies the address in the WatchLo register. If this field is implemented, any bit in this field that is a one inhibits the corresponding address bit from participating in the address match. If this field is not implemented, writes to it must be ignored, and reads must return zero. Software may determine how many mask bits are implemented by writing ones the this field and then reading back the result.	R/W	Undefined	Optional	
Ι	2	This bit is set by hardware when an instruction fetch condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	Undefined	Required (Release 2)	
R	1	This bit is set by hardware when a load condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	Undefined	Required (Release 2)	
W	0	This bit is set by hardware when a store condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	in this watch register pair. When set, the bit et until cleared by software, which is accom-		Required (Release 2)	
0	2726, 1512	Must be written as zero; returns zero on read.	0	0	Reserved	

## 9.53 Reserved for Implementations (CP0 Register 22, all Select values)

**Compliance Level:** *Implementation Dependent.* 

CP0 register 22 is reserved for implementation-dependent use and is not defined by the architecture.

## 9.54 Debug Register (CP0 Register 23, Select 0)

**Compliance Level:** *Optional.* 

The *Debug* register is part of the EJTAG specification. Refer to that specification for the format and description of this register.

## 9.55 Debug2 Register (CP0 Register 23, Select 6)

**Compliance Level:** *Optional.* 

The *Debug2* register is part of the EJTAG specification. Refer to that specification for the format and description of this register.

## 9.56 DEPC Register (CP0 Register 24)

**Compliance Level:** Optional.

The *DEPC* register is a read-write register that contains the address at which processing resumes after a debug exception has been serviced. It is part of the EJTAG specification and the reader is referred there for the format and description of the register. All bits of the *DEPC* register are significant and must be writable.

When a debug exception occurs, the processor writes the DEPC register with,

- the virtual address of the instruction that was the direct cause of the exception, or
- the virtual address of the immediately preceding branch or jump instruction, when the exception causing instruction is in a branch delay slot, and the *Branch Delay* bit in the *Cause* register is set.

The processor reads the DEPC register as the result of execution of the DERET instruction.

Software may write the *DEPC* register to change the processor resume address and read the *DEPC* register to determine at what address the processor will resume.

# 9.56.1 Special Handling of the DEPC Register in Processors That Implement the MIPS16e ASE or microMIPS32 Base Architecture

In processors that implement the MIPS16e ASE or the microMIPS32 base architecture, the *DEPC* register requires special handling.

When the processor writes the *DEPC* register, it combines the address at which processing resumes with the value of the *ISA Mode* register:

```
DEPC \leftarrow resumePC_{31..1} \parallel ISAMode_0
```

"resumePC" is the address at which processing resumes, as described above.

When the processor reads the *DEPC* register, it distributes the bits to the *PC* and *ISA Mode* registers:

```
\begin{array}{l} \texttt{PC} \leftarrow \texttt{DEPC}_{31..1} \parallel \texttt{0} \\ \texttt{ISAMode} \leftarrow \texttt{DEPC}_{0} \end{array}
```

Software reads of the *DEPC* register simply return to a GPR the last value written with no interpretation. Software writes to the *DEPC* register store a new value which is interpreted by the processor as described above.

## 9.57 Performance Counter Register (CP0 Register 25)

#### **Compliance Level:** *Recommended.*

The Architecture supports implementation-dependent performance counters that provide the capability to count events or cycles for use in performance analysis. If performance counters are implemented, each performance counter consists of a pair of registers: a 32-bit control register and a 32-bit counter register. To provide additional capability, multiple performance counters may be implemented.

Performance counters can be configured to count implementation-dependent events or cycles under a specified set of conditions that are determined by the control register for the performance counter. The counter register increments once for each enabled event. When the most-significant bit of the counter register is a one (the counter overflows), the performance counter optionally requests an interrupt. In implementations of Release 1 of the Architecture, this interrupt is combined in a implementation-dependent way with hardware interrupt 5. In Release 2 of the Architecture, pending interrupts from all performance counters are ORed together to become the *PCI* bit in the *Cause* register, and are prioritized as appropriate to the interrupt mode of the processor. Counting continues after a counter register overflow whether or not an interrupt is requested or taken.

Each performance counter is mapped into even-odd select values of the *PerfCnt* register: Even selects access the control register and odd selects access the counter register. Table 9.7 shows an example of two performance counters and how they map into the select values of the *PerfCnt* register.

Performance Counter	PerfCnt Register Select Value	PerfCnt Register Usage
0	PerfCnt, Select 0	Control Register 0
	PerfCnt, Select 1	Counter Register 0
1	PerfCnt, Select 2	Control Register 1

PerfCnt, Select 3

Table 9.7 Example Performance Counter Usage of the PerfCnt CP0 Register

More or less than two performance counters are also possible, extending the select field in the obvious way to obtain the desired number of performance counters. Software may determine if at least one pair of Performance Counter Control and Counter registers is implemented via the PC bit in the Config1 register. If the M bit is one in the Performance Counter Control register referenced via a select field of 'n', another pair of Performance Counter Control and Counter registers is implemented at the select values of 'n+2' and 'n+3'.

Counter Register 1

The Control Register associated with each performance counter controls the behavior of the performance counter. Figure 9.54 shows the format of the Performance Counter Control Register; Table 9.8 describes the Performance Counter Control Register fields.

Figure 9.54 Performance Counter Control Register Format

3	1 3	30	29	25	24 23	22	16	15	14 11	10	5	4	3	2	1	0
N	1	0		Impl	EC		0	PC TD	EventExt		Event	IE	U	S	K	EXL

**Table 9.8 Performance Counter Control Register Field Descriptions** 

Fields				Read /	Reset	
Name	Bits		Description	Write	State	Compliance
M	31	Control and Cou	e, another pair of Performance Counter and the registers is implemented at an MTC0 field value of 'n+2' and 'n+3'.	R	Preset by hardware	Required
0	30		PS64/microMIPS64 processor. Unused croMIPS32 processor.	R	Preset by hardware	Required
Impl	29:25	fied by the archi	e implementation, must be written as zero;		Undefined  0 if not used by the implementation	Optional
EC	2423	Resarved for Vii	tualization Module.	0	0	Reserved
0	2216	Must be written	as zero; returns zero on read	0	0	Reserved
PCTD	15	The PDTrace factorial ability to trace P is used to disable being traced who	unter Trace Disable. cility (revision 6.00 and higher) has the erformance Counter in its output. This bit e the specified performance counter from en performance counter trace is enabled ce counter trace event is triggered.	RW	0	Required if PDTrace Perfor- mance Counter Tracing feature is implemented.
		Encoding	Meaning			
		0	Tracing is enabled for this counter.			
		1	Tracing is disabled for this counter.			
EventExt	1411	64 encodings pot Ext field acts as instances the eventwo fields, i.e., I	entations which support more than the the ssible in the 6-bit Event field, the Events an extension to the Event field. In such ent selection is the concatentation of the EventExt Event.  width is implementation-dependent. Any implemented read as zero and are ignored	RW	Undefined	Optional
Event	105	Counter Registe dependent, but to memory reference and TLB misses Implementations ters allow ratios	t to be counted by the corresponding r. The list of events is implementation- ypical events include cycles, instructions, ce instructions, branch instructions, cache , etc. s that support multiple performance coun- of events, e.g., cache miss ratios if cache ry references are selected as the events in	R/W	Undefined	Required

IE 4 Interrupt Enable. Enables the interrupt request when the corresponding counter overflows (the most-significant bit of the counter is one. This is bit 31 for a 32-bit wide counter or bit 63 of a 64-bit wide counter, denoted by the W bit in this register).

Note that this bit simply enables the interrupt request. The actual interrupt is still gated by the normal interrupt masks and enable in the *Status* register.

R/W 0 Required

**Table 9.8 Performance Counter Control Register Field Descriptions** 

Fiel	lds				Reset	
Name	Bits		Description	Write	State	Compliance
EXL	0		nables event counting when the EXL bit in the Status gister is one and the ERL bit in the Status register is ero.		Undefined	Required
		Encoding	Meaning			
		0	Disable event counting while $EXL = 1$ , $ERL = 0$			
		1	Enable event counting while $EXL = 1$ , $ERL = 0$			
			Counting is never enabled when the <i>ERL</i> bit in the <i>Status</i> register or the <i>DM</i> bit in the <i>Debug</i> register is one.			

The Counter Register associated with each performance counter increments once for each enabled event. Figure 9.55 shows the format of the Performance Counter Counter Register; Table 9.9 describes the Performance Counter Counter Register fields.

**Figure 9.55 Performance Counter Counter Register Format** 



**Table 9.9 Performance Counter Counter Register Field Descriptions** 

Fie	Fields		Read/		
Name	Bits	Description	Write	Reset State	Compliance
Event Count	310	Increments once for each event that is enabled by the corresponding Control Register. When the most-significant bit is one, a pending interrupt request is ORed with those from other performance counters and indicated by the PCI bit in the <i>Cause</i> register.	R/W	Undefined	Required

#### **Programming Note:**

In Release 2 of the Architecture, the EHB instruction can be used to make interrupt state changes visible when the IE field of the Control register or the Event Count Field of the Counter register are written. See sECTION 6.1.2.1 "Software Hazards and the Interrupt System" on page 84.

# 9.58 ErrCtl Register (CP0 Register 26, Select 0)

**Compliance Level:** Optional.

The *ErrCtl* register provides an implementation-dependent diagnostic interface with the error detection mechanisms implemented by the processor. This register has been used in previous implementations to read and write parity or ECC information to and from the primary or secondary cache data arrays in conjunction with specific encodings of the Cache instruction or other implementation-dependent method. The exact format of the *ErrCtl* register is implementation-dependent and not specified by the architecture. Refer to the processor specification for the format of this register and a description of the fields.

# 9.59 CacheErr Register (CP0 Register 27, Select 0)

**Compliance Level:** Optional.

The CacheErr register provides an interface with the cache error detection logic that may be implemented by a processor.

The exact format of the *CacheErr* register is implementation-dependent and not specified by the architecture. Refer to the processor specification for the format of this register and a description of the fields.

# 9.60 TagLo Register (CP0 Register 28, Select 0, 2)

**Compliance Level:** *Required* if a cache is implemented; *Optional* otherwise.

The TagLo and TagHi registers are read/write registers that act as the interface to the cache tag array. The Index Store Tag and Index Load Tag operations of the CACHE instruction use the TagLo and TagHi registers as the source or sink of tag information, respectively.

The exact format of the *TagLo* and *TagHi* registers is implementation-dependent. Refer to the processor core specification for the format of this register and a description of the register fields. However, in all implementations, software must be able to write zeros into the *TagLo* and *TagHi* registers, and then use the Index Store Tag cache operation to initialize the cache tags to a valid state at power-up. If there is support for XPA (PA > 36 bits), the *PTagLo* field is extended to support up to a 59-bit PA, as specified in the MIPS64 definition. The number of additional bits supported is a function of the implemented physical address size. XPA is a Release 5 feature.

It is implementation-dependent whether there is a single *TagLo* register that acts as the interface to all caches, or a dedicated *TagLo* register for each cache. If multiple *TagLo* registers are implemented, they occupy the even select values for this register encoding, with select 0 addressing the instruction cache and select 2 addressing the data cache. Whether individual *TagLo* registers are implemented or not for each cache, processors must accept a write of zero to select 0 and select 2 of *TagLo* as part of the software process of initializing the cache tags at powerup.

Figure 9-56 Example TagLo Register Format




Table 10: Example TagLo Register Field Descriptions

Field	ds		Read/		
Name	Bits	Description	1100.00		Compliance
PTagLo	318	Specifies the upper address bits of the cache tag. Refer to the processor-specific description for the detailed definition. With a page size of 4Kbytes, the field as shown can contain a physical address of up to 36 bits.	R/W	Undefined	Optional
PState	7:6	Specifies the state bits for the cache tag. Refer to the processor-specific description for the detailed definition.	R/W	Undefined	Optional
L	5	Specifies the lock bit for the cache tag. Refer to the processor-specific description for the detailed definition.	R/W	Undefined	Optional
Impl	4:3	This field is reserved for implementations.		Undefined	Optional
0	2:1	Must be written as zero; returns zero on read.	0	0	Reserved

Table 10: Example TagLo Register Field Descriptions (Continued)

Field	ds		Read/			
Name	Bits	Description	Write	Reset State	Compliance	
Р	0	Specifies the parity bit for the cache tag. Refer to the processor-specific description for the detailed definition.	R/W	Undefined	Optional	

# 9.61 DataLo Register (CP0 Register 28, Select 1, 3)

## **Compliance Level:** Optional.

The *DataLo* and *DataHi* registers are registers that act as the interface to the cache data array and are intended for diagnostic operation only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the *DataLo* and *DataHi* registers.

The exact format and operation of the *DataLo* and *DataHi* registers is implementation-dependent. Refer to the processor specification for the format of this register and a description of the fields.

It is implementation-dependent whether there is a single *DataLo* register that acts as the interface to all caches, or a dedicated *DataLo* register for each cache. If multiple *DataLo* registers are implemented, they occupy the odd select values for this register encoding, with select 1 addressing the instruction cache and select 3 addressing the data cache.

# 9.62 TagHi Register (CP0 Register 29, Select 0, 2)

**Compliance Level:** *Required* if a cache is implemented; *Optional* otherwise.

The *TagLo* and *TagHi* registers are read/write registers that act as the interface to the cache tag array. The Index Store Tag and Index Load Tag operations of the CACHE instruction use the *TagLo* and *TagHi* registers as the source or sink of tag information, respectively.

The exact format of the *TagLo* and *TagHi* registers is implementation-dependent. Refer to the processor specification for the format of this register and a description of the fields. However, software must be able to write zeros into the *TagLo* and *TagHi* registers and the use the Index Store Tag cache operation to initialize the cache tags to a valid state at powerup.

It is implementation-dependent whether there is a single *TagHi* register that acts as the interface to all caches, or a dedicated *TagHi* register for each cache. If multiple *TagHi* registers are implemented, they occupy the even select values for this register encoding, with select 0 addressing the instruction cache and select 2 addressing the data cache. Whether individual *TagHi* registers are implemented or not for each cache, processors must accept a write of zero to select 0 and select 2 of *TagHi* as part of the software process of initializing the cache tags at powerup.

# 9.63 DataHi Register (CP0 Register 29, Select 1, 3)

**Compliance Level:** Optional.

The *DataLo* and *DataHi* registers are registers that act as the interface to the cache data array and are intended for diagnostic operation only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the *DataLo* and *DataHi* registers.

The exact format and operation of the *DataLo* and *DataHi* registers is implementation-dependent. Refer to the processor specification for the format of this register and a description of the fields.

# 9.64 ErrorEPC (CP0 Register 30, Select 0)

Compliance Level: Required.

The *ErrorEPC* register is a read-write register, similar to the *EPC* register, at which processing resumes after a Reset, Soft Reset, Nonmaskable Interrupt (NMI) or Cache Error exceptions (collectively referred to as error exceptions). Unlike the *EPC* register, there is no corresponding branch delay slot indication for the *ErrorEPC* register. All bits of the *ErrorEPC* register are significant and must be writable.

When an error exception occurs, the processor writes the *ErrorEPC* register with:

- the virtual address of the instruction that was the direct cause of the exception, or
- the virtual address of the immediately preceding branch or jump instruction when the error causing instruction is in a branch delay slot.

The processor reads the *ErrorEPC* register as the result of execution of the ERET instruction.

Software may write the *ErrorEPC* register to change the processor resume address and read the *ErrorEPC* register to determine at what address the processor will resume

Figure 9.57 shows the format of the ErrorEPC register; Table 9.1 describes the ErrorEPC register fields.

### Figure 9.57 ErrorEPC Register Format



#### **Table 9.1 ErrorEPC Register Field Descriptions**

Field	ds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
ErrorEPC	310	Error Exception Program Counter	R/W	Undefined	Required

# 9.64.1 Special Handling of the ErrorEPC Register in Processors That Implement the MIPS16e ASE or microMIPS32 Base Architecture

In processors that implement the MIPS16e ASE or microMIPS32 base architecture, the *ErrorEPC* register requires special handling.

When the processor writes the *ErrorEPC* register, it combines the address at which processing resumes with the value of the *ISA Mode* register:

```
ErrorEPC \leftarrow resumePC_{31...1} \parallel ISAMode_0
```

<sup>&</sup>quot;resumePC" is the address at which processing resumes, as described above.

When the processor reads the *ErrorEPC* register, it distributes the bits to the *PC* and *ISAMode* registers:

```
\begin{array}{l} \texttt{PC} \leftarrow \texttt{ErrorEPC}_{31..1} \parallel \texttt{0} \\ \texttt{ISAMode} \leftarrow \texttt{ErrorEPC}_{\texttt{0}} \end{array}
```

Software reads of the *ErrorEPC* register simply return to a GPR the last value written with no interpretation. Software writes to the *ErrorEPC* register store a new value which is interpreted by the processor as described above.

# 9.65 DESAVE Register (CP0 Register 31)

**Compliance Level:** Optional.

The DESAVE register is part of the EJTAG specification. Refer to that specification for the format and description of this register.

The *DESAVE* register is meant to be used solely while in Debug Mode. If kernel mode software uses this register, it would conflict with debugging kernel mode software. For that reason, it is strongly recommended that kernel mode software not use this register. If the *KScratch*\* registers are implemented, kernel software can use those registers.

# 9.66 KScratchn Registers (CP0 Register 31, Selects 2 to 7)

Compliance Level: Optional, KScratch1 and KScratch2 at selects 2, 3 are recommended.

The KScratchn registers are read/write registers available for scratch pad storage by kernel mode software. These registers are 32bits in width for 32-bit processors and 64bits for 64-bit processors.

The existence of these registers is indicated by the KScrExist field within the Config4 register. The KScrExist field specifies which of the selects are populated with a kernel scratch register.

Debug Mode software should not use these registers, instead debug software should use the *DESAVE* register. If EJTAG is implemented, select 0 should not be used for a *KScratch* register. Select 1 is being reserved for future debug use and should not be used for a *KScratch* register.

### Figure 9.58 KScratchn Register Format



### Table 9.2 KScratchn Register Field Descriptions

Fields		Read /	Reset			
Name	Bits	Description	Write	State	Compliance	
Data	31:0	Scratch pad data saved by kernel software.	R/W	Undefined	Optional	

# **Alternative MMU Organizations**

The main body of this specification describes the TLB-based MMU organization. This appendix describes other potential MMU organizations.

# A.1 Fixed Mapping MMU

As an alternative to the full TLB-based MMU, the MIPS32/microMIPS32 Architecture supports a lightweight memory management mechanism with fixed virtual-to-physical address translation, and no memory protection beyond what is provided by the address error checks required of all MMUs. This may be useful for those applications which do not require the capabilities of a full TLB-based MMU.

### A.1.1 Fixed Address Translation

Address translation using the Fixed Mapping MMU is done as follows:

- Kseg0 and Kseg1 addresses are translated in an identical manner to the TLB-based MMU: they both map to the low 512MB of physical memory.
- Useg/Suseg/Kuseg addresses are mapped by adding 1GB to the virtual address when the ERL bit is zero in the Status register, and are mapped using an identity mapping when the ERL bit is one in the Status register.
- Sseg/Ksseg/Kseg2/Kseg3 addresses are mapped using an identity mapping.

Supervisor Mode is not supported with a Fixed Mapping MMU.

Table A.1 lists all mappings from virtual to physical addresses. Note that address error checking is still done before the translation process. Therefore, an attempt to reference kseg0 from User Mode still results in an address error exception, just as it does with a TLB-based MMU.

Table A.1 Physical Address Generation from Virtual Addresses

		Generates Physical Address		
Segment Name	Virtual Address	Status <sub>ERL</sub> = 0	Status <sub>ERL</sub> = 1	
useg suseg kuseg	0x0000 0000 through 0x7FFF FFFF	0x4000 0000 through 0xBFFF FFFF	0x0000 0000 through 0x7FFF FFFF	
kseg0	0x8000 0000 through 0x9FFF FFFF	0x0000 0000 through 0x1FFF FFFF		
kseg1	0xA000 0000 through 0xBFFF FFFF	0x0000 0000 through 0x0x1FFF FFFF		

Table A.1 Physical Address Generation from Virtual Addresses (Continued)

		Generates Physical Address			
Segment Name	Virtual Address	Status <sub>ERL</sub> = 0	Status <sub>ERL</sub> = 1		
sseg ksseg kseg2	0xC000 0000 through 0xDFFF FFFF	0xC000 0000 through 0xDFFF FFFF			
kseg3	0xE000 0000 through 0xFFFF FFFF	0xE000 0000 through 0xFFFF FFFF			

Note that this mapping means that physical addresses  $0 \times 2000 \ 0000$  through  $0 \times 3$  FFF FFFF are inaccessible when the *ERL* bit is off in the *Status* register, and physical addresses  $0 \times 8000 \ 0000$  through  $0 \times 8$  FFF FFFF are inaccessible when the *ERL* bit is on in the *Status* register.

Figure A.1 shows the memory mapping when the *ERL* bit in the *Status* register is zero; Figure A.2 shows the memory mapping when the *ERL* bit is one.




Figure A.1 Memory Mapping when ERL = 0




Figure A.2 Memory Mapping when ERL = 1

## A.1.2 Cacheability Attributes

Because the TLB provided the cacheability attributes for the kuseg, kseg2, and kseg3 segments, some mechanism is required to replace this capability when the fixed mapping MMU is used. Two additional fields are added to the *Config* register whose encoding is identical to that of the *KO* field. These additions are the *K23* and *KU* fields which control the cacheability of the kseg2/kseg3 and the kuseg segments, respectively. Note that when the *ERL* bit is on in the *Status* register, kuseg data references are always treated as uncacheable references, independent of the value of the *KU* field. The operation of the processor is **UNDEFINED** if the *ERL* bit is set while the processor is executing instructions from kuseg.

The cacheability attributes for kseg0 and kseg1 are provided in the same manner as for a TLB-based MMU: the cacheability attribute for kseg0 comes from the *K0* field of *Config*, and references to kseg1 are always uncached.

Figure A.3 shows the format of the additions to the Config register; Table A.2 describes the new Config register fields.

### Figure A.3 Config Register Additions

31	30 28	27 25	24 16	15	14 13	12 10	9 7	6 4	3	2 0	
M	K23	KU	0	BE	AT	AR	MT	0	VI	K0	

#### **Table A.2 Config Register Field Descriptions**

Fie	Fields		Read/			
Name	Bits	Description	Write	Reset State	Compliance	
K23	30:28	Kseg2/Kseg3 cacheability and coherency attribute. See Table 9.2 on page 130 for the encoding of this field.	R/W	Undefined	Required	
KU	27:25	Kuseg cacheability and coherency attribute when <i>Status<sub>ERL</sub></i> is zero. See Table 9.2 on page 130 for the encoding of this field.	R/W	Undefined	Required	

## A.1.3 Changes to the CP0 Register Interface

Relative to the TLB-based address translation mechanism, the following changes are necessary to the CP0 register interface:

- The *Index*, *Random*, *EntryLo0*, *EntryLo1*, *Context*, *PageMask*, *Wired*, and *EntryHi* registers are no longer required and may be removed. The effects of a read or write to these registers are **UNDEFINED**.
- The TLBWR, TLBWI, TLBP, and TLBR instructions are no longer required and must cause a Reserved Instruction Exception.

### A.2 Block Address Translation


This section describes the architecture for a block address translation (BAT) mechanism that reuses much of the hardware and software interface that exists for a TLB-Based virtual address translation mechanism. This mechanism has the following features:

- It preserves as much as possible of the TLB-Based interface, both in hardware and software.
- It provides independent base-and-bounds checking and relocation for instruction references and data references.
- It provides optional support for base-and-bounds relocation of kseg2 and kseg3 virtual address regions.

### A.2.1 BAT Organization

The BAT is an indexed structure which is used to translate virtual addresses. It contains pairs of instruction/data entries which provide the base-and-bounds checking and relocation for instruction references and data references, respectively. Each entry contains a page-aligned bounds virtual page number, a base page frame number (whose width is implementation-dependent), a cache coherence field (C), a dirty (D) bit, and a valid (V) bit. Figure A.4 shows the logical arrangement of a BAT entry.

Figure A.4 Contents of a BAT Entry



The BAT is indexed by the reference type and the address region to be checked as shown in Table A.3.

**Table A.3 BAT Entry Assignments** 

Entry Index	Reference Type	Address Region
0	Instruction	useg/kuseg
1	Data	
2	Instruction	kseg2
3	Data	(or kseg2 and kseg3)
4	Instruction	kseg3
5	Data	

Entries 0 and 1 are required. Entries 2, 3, 4 and 5 are optional and may be implemented as necessary to address the needs of the particular implementation. If entries for kseg2 and kseg3 are not implemented, it is implementation-dependent how, if at all, these address regions are translated. One alternative is to combine the mapping for kseg2 and kseg3 into a single pair of instruction/data entries. Software may determine how many BAT entries are implemented by looking at the MMU Size field of the *Config1* register.

### A.2.2 Address Translation

When a virtual address translation is requested, the BAT entry that is appropriate to the reference type and address region is read. If the virtual address is greater than the selected bounds address, or if the valid bit is off in the entry, a TLB Invalid exception of the appropriate reference type is initiated. If the reference is a store and the D bit is off in the entry, a TLB Modified exception is initiated. Otherwise, the base PFN from the selected entry, shifted to align with bit 12, is added to the virtual address to form the physical address. The BAT process can be described as follows:

```
i ← SelectIndex (reftype, va) bounds ← BAT[i]_BoundsVPN || 1^{12} pfn ← BAT[i]_BasePFN c ← BAT[i]_C d ← BAT[i]_D v ← BAT[i]_V if (va > bounds) or (v = 0) then InitiateTLBInvalidException(reftype) endif if (d = 0) and (reftype = store) then InitiateTLBModifiedException() endif pa ← va + (pfn || 0^{12})
```

Making all addresses out-of-bounds can only be done by clearing the valid bit in the BAT entry. Setting the bounds value to zero leaves the first virtual page mapped.

## A.2.3 Changes to the CP0 Register Interface

Relative to the TLB-based address translation mechanism, the following changes are necessary to the CP0 register interface:

- The *Index* register is used to index the BAT entry to be read or written by the TLBWI and TLBR instructions.
- The EntryHi register is the interface to the BoundsVPN field in the BAT entry.
- The *EntryLo0* register is the interface to the BasePFN and C, D, and V fields of the BAT entry. The register has the same format as for a TLB-based MMU.
- The Random, EntryLo1, Context, PageMask, and Wired registers are eliminated. The effects of a read or write to these registers is **UNDEFINED**.
- The TLBP and TLBWR instructions are unnecessary. The TLBWI and TLBR instructions reference the BAT entry whose index is contained in the *Index* register. The effects of executing a TLBP or TLBWR are UNDE-FINED, but processors should signal a Reserved Instruction Exception.

# A.3 Dual Variable-Page-Size and Fixed-Page-Size TLBs

Most MIPS CPU cores implement a fully associative Joint TLB. Unfortunately, such fully-associative structures can be slow, can require a large amount of logic components to implement and can dissipate a lot of power. The number of entries for a fully associative array that can be practically implemented is not large.

In high performance systems, it is desirable to minimize the frequency of TLB misses. In small and low-cost systems, it is desirable to keep the implementation costs of a TLB to a minimum. This section describes an optional alternative MMU configuration which decreases the implementation costs of a small TLB as well as allows for a TLB that can map a very large number of pages to be reasonably implemented.

# A.3.1 MMU Organization

This alternative MMU configuration uses two TLB structures.

- 1. This first TLB is called the Fixed-Page-Size TLB or the FTLB.
  - At any one time, all entries within the FTLB use a shared, common page size.
  - The FTLB is not fully-associative, but rather set associative.
  - The number of ways per set is implementation specific.
  - The number of sets is implementation specific.
  - The common page size is also implementation specific.
  - The common page size is allowed to be software configurable. The choice of the common page size is done
    once for the entire FTLB, not on a per-entry basis. This configuration by software can only be done after a
    full flush/initialization of the FTLB, before there are any valid entries within the FTLB. Implementations are
    also allowed to support only one page size for the FTLB in that case, the FTLB page size is fixed by hardware and not software configurable.

- The EHINV TLB invalidate feature is required for FTLB implementation. The legacy method of using reserved address values to represent invalid TLB entries is not guaranteed to work where the implementation can limit what addresses are allowable at a specific TLB index.
- 2. The second TLB is called the Variable-Page-Size TLB or the VTLB.
  - The choice of page size is done on a per-entry basis. That is, one VTLB entry can use a page size that is different from the size used by another VTLB entry.
  - The VTLB is fully-associative.
  - The number of entries is implementation specific.
  - The set of allowable page sizes for VTLB entries is implementation specific.

Just as for the JTLB, both the FTLB and VTLB are shared between the instruction stream and the data stream. For address translation, the virtual address is presented to both the FTLB and VTLB in parallel. Entries in both structures are accessed in parallel to search for the physical address.

The use of two TLB structures has these benefits:

- The implementation costs of building a set-associative TLB with many entries can be much less than that of implementing a large fully-associative TLB.
- The existence of a VTLB retains the capability of using large pages to map large sections of physical memory without consuming a large number of entries in the FTLB.

Random replacement of pages in the MMU happens mainly in the FTLB. In most operating systems, on-demand paging only uses one page size so the FTLB is sufficient for this purpose. Some of the address bits of the specified virtual address are used to index into the FTLB as appropriate for the chosen FTLB array size. The method of choosing which FTLB way to modify is implementation specific.

The VTLB is very similar to the JTLB. The *CO\_PageMask* register is used to program the page size used for a particular VTLB entry.

The configuration of the FTLB is reflected in the FTLB fields within the new *Config4* register. The size of the VTLB is reflected in the  $Config1_{MMUSize-I}$  field. The presence of the dual FTLB and VTLB is denoted by the value of 0x4 in  $Config_{MT}$  register field. These registers are described in "Changes to the COPO Registers" on page 277.

Most implementations would choose to build a VTLB with a smaller number of entries and a FTLB with a larger number of entries. This combination allows for many on-demand fixed-sized pages as well as for a small number of large address blocks to be simultaneously mapped by the MMU.

# A.3.2 Programming Interface

The software programming interface used for the fully-associative JTLB is maintained as much as possible to decrease the amount of software porting.

Also for that purpose, each entry in the FTLB as well as the VTLB use one tag (VPN2) to map two physical pages (PFN), just as in the JTLB. The entries in either array are accessed through the CO\_EntryHi and CO\_EntryLoO/1 registers.

#### **Alternative MMU Organizations**

Entries in either array (FTLB or VTLB) can be accessed with the TLBWI and TLBWR instructions.

The *PageMask* register is used to set the page size for the VTLB entries. This register is also used to choose which array (FTLB or VTLB) to write for the TLBWR instruction.

For the rest of this section, the following parameters are used:

- 3. FPageSize the page size used by the FTLB entries
- 4. FSetSize Number of entries in one way of the FTLB.
- 5. FWays Number of ways within a set of the FTLB.
- 6. VIndex Number of entries in the VTLB.

For the *CO\_Index*, the *CO\_Wired* registers, the TLBP, TLBR and TLBWI instructions; the VTLB occupies indices 0 to VIndex-1. The FTLB occupies indices VIndex to VIndex + (FSetSize \* FWays)-1.

The TLBP instruction produces a value which can be used by the TLBWI instruction without modification by software. When referring to the FTLB, the value is the concatenation of the selected FTLB way and set, and incremented by the size of the VTLB. For example, {selected FTLB Way, selected FTLB Set} + VIndex.

If *CO\_PageMask* is set to the page size used by the FTLB, the TLBWR instruction modifies entries within the FTLB or the VTLB. It is implementation specific whether the VTLB will be modified for this case.

How the FTLB set-associative array is indexed is implementation specific. In any indexing scheme, the least significant address bit that can be used for indexing is  $log_2(FPageSize)+1$ . The number of index bits needed to select the correct set within the FTLB array is  $log_2(FSetSize)$ .

Since the FTLB array can be modified through the TLBWI instruction, it is possible for software to choose an inappropriate FTLB index value for the specified virtual address. In this case, it is implementation specific whether a Machine Check exception is generated for the TLBWI instruction.

The EHINV TLB entry invalidate feature is required for a FTLB. Since it is implementation defined as to whether a particular FTLB index value can be used for a specific virtual address, the legacy method of representing an invalid TLB entry by using a predefined address value is not guaranteed to work.

The method of choosing which FTLB way to modify is implementation specific.

If CO\_PageMask is not set to the page size used by the FTLB, the TLBWR instruction modifies entries within the VTLB. The VTLB entry to be written is specified by the log<sub>2</sub>(VIndex) least significant bits of the CO\_Random register value.

For both the TLBWR and TLBWI instruction, it is implementation specific whether both (FTLB and VTLB) arrays are checked for duplicate or overlapping entries and whether a Machine Check exception is generated for these cases.

### A.3.2.1 Example with chosen FTLB and VTLB sizes

As an example, let's assume an implementation chooses these values:

- 1. FPageSize 4KB used by the FTLB entries
- 2. FSetSize 128 in one way of the FTLB.

- 3. FWays 4 ways within a set of the FTLB. (The FTLB has (128 sets x 4 ways/set) 512 entries, capable of mapping (512 entries x 2 pages/entry x 4KB/page) 4MB of address space simultaneously.
- 4. VIndex 8 entries in the VTLB.

For the CO\_Index, the CO\_Wired registers, the TLBP, TLBR and TLBWI instructions; the VTLB occupies indices 0 to 7. The FTLB occupies indices 8 to 519.

The FTLB entries have a VPN2 field which starts at virtual address bit 12.

The least significant virtual address bit that can be used for FTLB indexing is virtual address 13. To index the FTLB set-associative array, 7 index bits are needed.

In this simple example, the design uses contiguous virtual address bits directly for indexing the FTLB (it does not create a hash for the FTLB indexing). The FTLB set-associative array is indexed using virtual address bits 19:13. The TLBWR instruction uses these address bits held in *CO\_EntryHi*.

In this simple example, the design uses a cycle counter of 2 bits for way selection within the FTLB.

The Random register field within CO Random is 3 bits wide to select the entry within the VTLB.

### A.3.3 Changes to the TLB Instructions

#### **TLBP**

Both the VTLB and the FTLB are probed in parallel for the specified virtual address.

If the address hits in the VTLB, CO\_Index specifies the entry within the VTLB (a value within 0 to VIndex-1).

If the address hits in the FTLB, *CO\_Index* specifies the entry within the FTLB (a value within VIndex to VIndex+(FSetSize \* FWays)-1). Which bits are used to encode the selected FTLB set as opposed to which bits are used to encode the selected FTLB way is implementation specific, but must match what is expected by the TLBWI instruction implementation. *CO\_PageMask* reflects the page size used by the FTLB.

#### TLBR

Either a VTLB entry or a FTLB entry is read depending on the specified index in CO\_Index.

Index values of 0 to VIndex-1 access the VTLB. Index values VIndex to VIndex+(FSetSize \* FWays)-1 access the FTLB.

### **TLBWI**

Either the VTLB or FTLB entry is written depending on the specified index in CO Index.

Index values of 0 to VIndex-1 access the VTLB. Index values VIndex to VIndex+(FSetSize \* FWays)-1 access the FTLB.

It is implementation specific if the hardware checks the VPN2 field of CO\_EntryHi is appropriate for the specified set within the FTLB. The implementation may generate a machine-check exception if the VPN2 field is not appropriate for the specified set.

#### **Alternative MMU Organizations**

It is implementation-specific if the hardware checks both arrays (FTLB and VTLB) for valid duplicate or overlapping entries and if the hardware signals a Machine Check exception for these cases.

#### **TLBWR**

Either the VTLB or FTLB entry is written depending on the specified page size in CO\_PageMask.

If CO\_PageMask is set to any page size other than that used by the FTLB, the TLBWR instruction modifies a VTLB entry. The VTLB entry is specified by the Random register field within CO\_Random.

If *CO\_PageMask* is set to the page size used by the FTLB, the TLBWR modifies either a FTLB entry or a VLTB entry. It is implementation specific which array is modified. The FTLB set-associative array is indexed in an implementation-specific manner.

The method of selecting which FTLB way to modify is implementation specific.

It is implementation specific if the hardware checks both arrays (FTLB and VTLB) for valid duplicate or overlapping entries and if the hardware signals a Machine Check exception for these cases.

## A.3.4 Changes to the COP0 Registers

#### C0\_Config4 (CP0 Register 16, Select 4)

A new register introduced to reflect the FTLB configuration. *Config4*<sub>MMUExtDef</sub> register field must be set to a value of 2 or 3 to reflect that the Dual VTLB and FTLB configuration is implemented. If either *Config4* is not implemented or the *Config4*<sub>MMUExtDef</sub> field is not fixed to 2 or 3, the Dual VTLB/FTLB configuration is not implemented.

If Config4<sub>MMUExtDef</sub> is fixed to a value of 2 or 3, the FTLBPageSize, FTLBWays and FTLBSets fields reflect the FTLB configuration. Please refer to "Configuration Register 4 (CP0 Register 16, Select 4)" on page 221 for more detail on this register.

### C0\_Config1 (CP0 Register 16, Select 1)

If *Config4<sub>MMUExtDef</sub>* is fixed to a value of 2 or 3, the *MMUSize-1* register field is redefined to reflect only the size of the VTLB.

#### C0 Config (CP0 Register 16, Select 0)

If  $Config_{MT}$  is fixed to a value of 4, the implemented MMU Type is the dual FTLB and VTLB configuration.

### C0\_Index (CP0 Register 0, Select 0)

If Config4<sub>MMUExtDef</sub> is fixed to a value of 2 or 3, the register is redefined in this way:

The value held in the Index field can refer to either an entry in the FTLB or the VTLB. Index values of 0 to VIndex-1 access the VTLB. Index values VIndex to VIndex+(FSetSize \* FWays)-1 access the FTLB. Which bits in the register field which encode the FTLB set as opposed to which bits encode the FTLB way is implementation specific, but must match what is expected by the TLBWI instruction implementation.

## C0\_Random (CP0 Register 1, Select 0)

If Config4<sub>MMUExtDef</sub> is fixed to a value of 2 or 3, the register is redefined in this way:

If the value in *CO\_PageMask* is not set to the page-size used by the FTLB, and a TLBWR instruction is executed, a VTLB entry is modified. The Random register field is used to select the VTLB entry which is modified.

If the value in *CO\_PageMask* is set to the page-size used by the FTLB, and a TLBWR instruction is executed, a FTLB entry or a VTLB entry is modified. It is implementation specific whether the *CO\_RANDOM* register is used to select the FTLB entry.

The upper bound of the Random register field value is VIndex.

#### C0\_Wired (CP0 Register 6, Select 0)

If  $Config4_{MMUExtDef}$  is fixed to a value of 2 or 3, the *Wired* register field can only hold a value of VIndex-1 or less. That is, only VTLB entries can be wired down.

### C0\_PageMask (CP0 Register 5, Select 0)

If Config4<sub>MMUExtDef</sub> is fixed to a value of 2 or 3, the register is redefined in this way:

The Mask and MaskX field values determine whether the VTLB or the FTLB is modified by a TLBWR instruction.

The Mask and MaskX register fields do not affect the TLB address match operation for FTLB entries. The page size used by the FTLB entries are specified by the Config $4_{FP,ageSize}$  register field.

The software writeable bits in the *Mask* and *MaskX* fields reflect what page sizes are available in the VTLB. These fields do not reflect the page sizes which are available in the FTLB.

### A.3.5 Software Compatibility

One of the main software visible changes introduced by this alternative MMU are the values reported in the *CO\_Index* register. Previously, it was just a simple linear index. For this alternative MMU configuration, the value reflects both a selected way as well as a selected set when a FTLB entry is specified.

Fortunately, this Index value isn't frequently generated by software nor read by software. Instead, the contents of the *CO\_Index* register is generated by hardware upon a TLBP instruction. Software then just issues the TLBWI instruction once the *CO\_EnLo\** registers have been appropriately modified.

Another software visible change is that the *MMUSize-1* field no longer reports the entire MMU size. For TLB initialization and TLB flushing, the contents of *Config1*<sub>MMUSize-1</sub>, *Config4*<sub>FTLBWays</sub> and *Config4*<sub>FTLBSets</sub> register fields must all be read to calculate the entire number of TLB entries that must be initialized. TLB initialization and flushing are the only times software needs to generate an Index value to write into the *CO\_Index* register.

Only the VTLB entries may be wired down. This limitation is due to using some of the *EntryHi* VPN2 bits to index the FTLB array.

If a page using the FTLB page-size is to be wired down, that page must be programmed into the VTLB using the TLBWI instruction, as the TLBWR instruction would only access the FTLB in that situation and could not access any

### **Alternative MMU Organizations**

wired-down TLB entry. The TLBWI instruction is normally used for wired-down pages, so this restriction should not affect existing software.

The EHINV TLB entry invalidate feature is required for a FTLB. Since it is implementation-defined as to whether a particular FTLB index value can be used for a specific virtual address, the legacy method of representing an invalid TLB entry by using a predefined address value is not guaranteed to work.

A.3 Dua	ıl Variable-Page-Size	e and Fixed-Page-Siz	e TLBs
---------	-----------------------	----------------------	--------

# **Revision History**

Revision	Date	Description
0.92	January 20, 2001	Internal review copy of reorganized and updated architecture documentation.
0.95	March 12, 2001	Clean up document for external review release
1.00	August 29, 2002	<ul> <li>Update based on review feedback:</li> <li>Change ProbEn to ProbeTrap in the EJTAG Debug entry vector location discussion.</li> <li>Add cache error and EJTAG Debug exceptions to the list of exceptions that do not go through the general exception processing mechanism.</li> <li>Fix incorrect branch offset adjustment in general exception processing pseudo code to deal with extended MIPS16e instructions.</li> <li>Add ConfigVI to denote an instruction cache with both virtual indexing and virtual tags.</li> <li>Correct XContext register description to note that both BadVPN2 and R fields are UNPRE-DICTABLE after an address error exception.</li> <li>Note that Supervisor Mode is not supported with a Fixed Mapping MMU.</li> <li>Define TagLo bits 43 as implementation-dependent.</li> <li>Describe the intended usage model differences between Reset and Soft Reset Exceptions.</li> <li>Correct the minimum number of TLB entries to be 3, not 2, and show an example of the need for 3.</li> <li>Modify the description of PageMask and the TLB lookup process to acknowledge the fact that not all implementations may support all page sizes.</li> </ul>
1.90	September 1, 2002	<ul> <li>Update the specification with the changes introduced in Release 2 of the Architecture. Changes in this revision include:</li> <li>The following new Coprocessor 0 registers were added: EBase, HWREna, IntCtl, PageGrain, SRSCtl, SRSMap.</li> <li>The following Coprocessor 0 registers were modified: Cause, Config, Config2, Config3, EntryHi, EntryLo0, EntryLo1, PageMask, PerfCnt, Status, WatchHi, WatchLo.</li> <li>The descriptions of Virtual memory, exceptions, and hazards have been updated to reflect the changes in Release 2.</li> <li>A chapter on GPR shadow regsiters has been added.</li> <li>The chapter on CP0 hazards has been completely rewriten to reflect the Release 2 changes.</li> </ul>

Revision	Date	Description
2.00	June 9, 2003	<ul> <li>Complete the update to include Release 2 changes. These include:</li> <li>Make bits 1211 of the PageMask register power up zero and be gated by 1K page enable. This eliminates the problem of having these bits set to 0b11 on a Release 2 chip in which kernel software has not enabled 1K page support.</li> <li>Correct the address of the cache error vector when the BEV bit is 1. It should be 0xBFC0.0300, not 0xBFC0.0200.</li> <li>Correct the introduction to shadow registers to note that the SRSCtl register is not updated at the end of an exception in which Status<sub>BEV</sub> = 1.</li> <li>Clarify that a MIPS16e PC-relative load reference is a data reference for the purposes of the Watch registers.</li> <li>Add note about a hardware interrupt being deasserted between the time that the processor detects the interrupt request and the time that the software interrupt handler runs. Software must be prepared for this case and simply dismiss the interrupt via an ERET.</li> <li>Add restriction that software must set EBase<sub>1512</sub> to zero in all bit positions less than or equal to the most significant bit in the vector offset. This is only required in certain combinations of vector number and vector spacing when using VI or EIC Interrupt modes.</li> <li>Add suggested software TLB init routine which reduced the probability of triggering a machine check.</li> </ul>
2.50	July 1, 2005	<ul> <li>Changes in this revision:</li> <li>Correct the encoding table description for the Cause<sub>PCI</sub> bit to indicate that the bit controlls the performance counter, not the timer interrupt.</li> <li>Correct the figure Interrupt Generation for External Interrupt Controller Interrupt Mode to show Cause<sub>IP10</sub> going to the EIC, rather than Status<sub>IP10</sub></li> <li>Update all files to FrameMaker 7.1.</li> <li>Update reset exception list to reflect missing Release 2 reset requirements.</li> <li>Define bits 3130 in the HWREna register as access enables for the implementation-dependent hardware registers 31 and 30.</li> <li>Add definition for Coprocessor 0 Enable to Operating Modes chapter.</li> <li>Add K23 and KU fields to main Config register definition as a pointer to the Fixed Mapping MMU appendix.</li> <li>Add specific note about the need to implement all shadow sets between 0 and HSS - no holes are allowed.</li> <li>Change the hazard from a software write to the SRSCtl<sub>PSS</sub> field and a RDPGPR and WRP-GPR and instruction hazard vs. an execution hazard.</li> <li>Correct the pseudo-code in the cache error exception description to reflect the Release 2 change that introduced EBase.</li> <li>Document that EHB clears instruction state change hazards for writes to interrupt-related fields in the Status, Cause, Compare, and PerfCnt registers.</li> <li>Note that implementation-dependent bits in the Status and Config registers should be defined in such a way that standard boot software will run, and that software which preserves the value of the field when writing the registers will also run correctly.</li> <li>With Release 2 of the Architecture the FR bit in the Status register should be a R/W bit, not a R bit.</li> <li>Improve the organization of the CPO hazards table, and document that DERET, ERET, and exceptions and interrupts clear all hazards before the instruction fetch at the target instruction.</li> <li>Add list of MIPS® MT CPO registers and MIPS MT and MIPS® DSP present bits in the Config3 register.</li> </ul>

# **Revision History**

Revision	Date	Description
2.60	Jun 25, 2008	Changes in this revision:  • Add the <i>UserLocal</i> register and access to it via the RDHWR instruction.  • Operating Modes - footnote about ksseg/sseg  • COP3 no longer usable for customer extensions  • EIC Mode allows VectorNum!= RIPL  • CP0Regs Table - added missing EJTAG & PDTrace Registers  • <i>CO_DataLo/Hi</i> are actually R/W  • Hazards table - added a bunch of missing ones  • Various typos fixed.
2.61	August 01, 2008	• In the <i>Status</i> register description, the ERL behavior description was incorrect in saying only 29 bits of kuseg becomes uncached and unmapped.
2.62	January 2,009	<ul> <li>CCRes is accessed through \$3 not \$4 - HWENA register affected.</li> <li>PCTD bit added to CO_PerfCtl.</li> </ul>
2.70	January 22, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>Added CP0 Reg 31, Select 2 &amp; 3 as kernel scratch registers.</li> <li>Added VTLB/FTLB optional MMU configuration to Appendix A and <i>Config4</i> register for these new MMU configurations</li> <li>Added CDMM chapter, <i>CDMMBase</i> COP0 Register, CDMM bit in <i>C0_Config3</i>, FDCI bit in <i>C0_Cause</i> register and IPFDC field in <i>IntCtl</i> register.</li> </ul>
2.71	January 28, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>EIC mode - revision 2.70, was actually missing the new option of EIC driving an explicit vector offset (not using VectorNumbers).</li> <li>Clarified the text and diagrams for the 3 EIC options - RIPL=VectorNum, Explicit VectorNum; Explicit VectorOffset.</li> </ul>
2.72	April 20, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>Table was incorrectly saying ECR<sub>ProbEn</sub> selected debug exception Vector. Changed to ECR<sub>ProbTrap</sub>.</li> <li>Added MIPS Technologies traditional meanings for CCA values.</li> <li>Added list of COP2 instruction to COPUnusable Exception description.</li> <li>Added statement that only uncached access is allowed to CDMM region.</li> <li>Updated Exception Handling Operation pseudo-code for EIC Option_3 (EIC sends entire vector).</li> </ul>
2.73	April 22, 2009	MIPS Technologies-only release for internal review: • Fixed comments for ASE.
2.74	June 03, 2009	MIPS Technologies-only release for internal review:  • Added CDMM Enable Bit in <i>CDMMBase</i> COP0 register  • Reserved CCA values can be used to init TLB; just can't be used for mapping.
2.75	June 12, 2009	MIPS Technologies-only release for internal review:  • CDMMBase_Upper_Address Field doesn't have a fixed reset value.  • Added DSP State Disabled Exception to <i>CO_Cause</i> Exception Type table.
2.80	July 20, 2009	<ul> <li>FTLB and VTLB MMU configuration denoted by 0x4 in <i>Config<sub>MT</sub></i></li> <li>Added TLBP -&gt; TLBWI hazard</li> <li>Added KScrExist field in <i>Config4</i>.</li> </ul>

Revision	Date	Description
2.81	September 22, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>ContextConfig Register description added.</li> <li>Context Register description updated for SmartMIPS behavior.</li> <li>EntryLo* register descriptions updated for RI &amp; XI bits.</li> <li>TLB description and pseudo-code updated for RI &amp; XI bits.</li> <li>PageMask register updated for RIE and XIE bits.</li> <li>Config3 register updated for CTXTC and RXI bits.</li> <li>Reserve MCU ASE bits in C0_Cause and C0_Status.</li> <li>Clean up description for KScratch registers - selects 2&amp;3 are recommended, but additional scratch registers are allowed.</li> </ul>
2.82	January 19, 2010	MIPS Technologies-only release for internal review:  • Added Debug2 register.
3.00	March 8, 2010	<ul> <li>RI/XI feature moved from SmartMIPS ASE.</li> <li>microMIPS features added</li> <li>MCU ASE features added.</li> <li>XI and RI exceptions can be programmed to use their own exception codes instead of using TLBL code.</li> <li>XI and RI can be independently implemented as XIE and RIE bits are allowed to be Read-Only.</li> <li>TCOpt Register added to C0 Register list.</li> <li>Added encoding (0x7) for 32 sets for one cache way.</li> </ul>
3.05	July 07, 2010	<ul> <li>CMGCRBase register added.</li> <li>Lower bits of C0_Context register allowed to be write-able if Config3.CTXTC=1 and Config3.SM=0.</li> </ul>
3.10	July 27, 2010	• Explain the limits of the BadVPN2 field within Context register and the relationships with the writeable bits within ContextConfig register.
3.11	April 24, 2011	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>FPR registers are UNPREDICTABLE after change of Status.FR bit.</li> <li>1004K did not support CCA=0</li> <li>Config4 - KScratch Registers, mention that select 1 is reserved for future debugger use.</li> <li>Context Register - the bit subscripts describing which VA bits go into the BadVPN2 field was incorrect for the case when the ContextConfig register is used. The correct VA bits are 31:31-((X-Y)-1) for MIPS32.</li> </ul>
3.12	April 28, 2011	Changes for 64-bit architectures, no changes for 32-bit architectures.
3.13	November 10, 2011	MIPS Technologies-only release for internal review:  • Nested Exception handling support. Config5 register added.
3.14	February 17, 2012	MIPS Technologies-only release for internal review:  • Segmentation Control, EVA scheme added: a) Adds SegCfg0, SegCfg1, SegCfg2 registers b) SegCt1 - Modifies EBase, Config3.  • TLB Invalidate feature.
3.50	September 20, 2012	<ul> <li>Added BadInstr &amp; BadInstrP registers.</li> <li>Added extended ASID field in EntryHi and WatchHi.</li> <li>Added Hardware Page Table Walking Feature</li> </ul>
3.51	October 2, 2012	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>Hardware Page Table Walker - previous description wasn't fully correct. PTEVld bit is only used for Directory PTE entries as leaf PTE entries are always loaded from memory.</li> <li>Added TLB init routine for SegmentationControl/EVA.</li> </ul>

Revision	Date	Description
3.52	November 12, 2012	<ul> <li>SegCtl Overlay segment(s) are available in kernelmode. Re-iterate that.</li> <li>FTLB/VTLB - if PageMask set to FTLB size, allowed to modify VTLB.</li> <li>implementation-dependent whether <i>Watch</i> Registers match on 2nd half of microMIPS instruction.</li> <li>Hardware Page Table Walker - give example of 4-byte PTE.</li> <li>Hardware Page Table Walker - added option so Directory PTE entries can represent power-of-4 memory region, using Dual Page Method.</li> <li>Optional PageGrain.MCCause field to record different types of Machine Check Exceptions.</li> </ul>
5.00	December 14, 2012	<ul> <li>R5 changes - include MSA and Virtualization registers and control bits in Register table.</li> <li>R5 changes - include MSA and Virtualization exceptions in Cause exception types.</li> <li>R5 changes - MT and DSP ASEs -&gt; Modules</li> <li>R5 changes - MDMX now deprecated.</li> <li>"Preset" -&gt; "Preset by hardware"</li> </ul>
5.01	December 16, 2012	<ul> <li>No technical content change:</li> <li>Update cover logos</li> <li>Update copyright text</li> </ul>
5.02	April 2012	<ul> <li>R5 changes: FR=1 64-bit FPU register model required is required, if floating point is supported. Section 3.5.2 64-bit FPR Enable. Table 9.41 Status Register Field Descriptions, FR (floating point register mode) bit.</li> <li>R5 extension: Table 9.57 Config Register Field Descriptions, AR bit (Architecture revision level). AR=1 indicates Release 2 or Release 3 or Release 5. Like Release 3, all features introduced in Release 5 are optional.</li> <li>Correction: Table 9.59 BPG, Big Pages feature, not supported in MIPS32, only in MIPS64</li> </ul>
5.03	September 9, 2013	Update document template to reflect new ownership by Imagination Technologies.
5.04	September 29, 2013	<ul> <li>MAAR initial version</li> <li>Add MAAR, MAARI and Config5.MRP</li> <li>Table 1.1 typo. Speculate=1 should not contain comment about oldest in machine. Meaningful to Speculate=0. Moved outside sub-table.</li> <li>Added a condition to sw write of MAARI.Index - write of all 1s returns the largest value supported.</li> </ul>
5.04	January 15, 2013	<ul> <li>XPA initial Version.</li> <li>Add extended EntryLo0/1, LLAddr, TagLo, CDMMBase, CMGCRBase</li> <li>PageGrain.ELPA, Config3.LPA, Config5.MVH</li> <li>Remove comment about SW having to initialize the extension bits (of EntryLo,TagLo) if PageGrain.ELPA=0. HW had been asked to reset to 0, but the current POR solution is for mtc0 to 0 out the extension bits that are writeable. HW is responsible for zeroing out readonly bits on operation that updates the bits.</li> <li>Remove CDMMBase and CMGCRBase from list of COP0 registers requiring extensions. The two registers support upto 36b PA which is sufficient for their purpose. Less testing.</li> <li>Add a config bit, Config5.MVH, for mth/mfhc0. Since mth/mfhc0 may be used independently of XPA in the future, it is easier for software to query one bit instead of multiple. Further Config3.LPA=1 on 64-bit HW need not mean mthc0/mfhc0 are implemented.</li> </ul>
5.05	November 14, 2014	Updated MAAR and MAARI register descriptions.