

rE Ejected
re-eject.gbadev.org
ARM Thumb Reference V2

Opcode	Work	Notes	Z	C	N
ADC Rd, Rm	Rd = Rd + Rm + C	-	x	x	x
ADD Rd, #	Rd = Rd + #	-	x	x	x
ADD Rd, PC, #OFF	Rd = Rd + (PC + (#OFF << 2))	-	x	x	x
ADD Rd, Rm	Rd = Rd + Rm	Rd or Rm must be a "high register"			
ADD Rd, Rn, #	Rd = Rn + #	-	x	x	x
ADD Rd, Rn, Rm	Rd = Rm + Rn	-	x	x	x
ADD Rd, SP, #OFF	Rd = SP + (#OFF << 2)	-			
AND Rd, Rm	Rd = Rd & Rm	-	x	x	x
ASR Rd, Rm, #	Rd = Rm >> #	signed	x	x	x
ASR Rd, Rs	Rd = Rm >> Rs	signed	x	x	x
B <Target Addr>	PC = PC + (#OFF << 1)	-			
B {<cond>} <Target Addr>	PC = PC + (#OFF << 1)	If <cond> is true			
BTC Rm, Rd	Rd = Rd & ! (Rm)	-	x	x	x
BKPT #	CALL Breakpoint with #	v5 only, v4 it does nothing			
BL <Target Addr>	See Branching Description	-			
BLX <Target Addr>	See Branching Description	-			
BLX Rm	LR = Rm[31:1]; PC = Rm[31:1] << 1; T=Rm[0]	-			
BN Rm	PC = Rm[31:1] << 1; T = Rm[0]	-			
CB Rd, Rn	<flags> = Rm + Rn	-	x	x	x
CMP Rm, Rn	<flags> = Rm - Rn	-	x	x	x
CMP Rm, Rn	<flags> = Rm - Rn	Rm or Rn must be a "high register"	x	x	x
CMP Rn, #	<flags> = Rm - #	-	x	x	x
EBOR Rd, Rm	Rd = Rd ^ Rm	-	x	x	x
LDmia Rn1, {<reg list>}	for each in <reg list> = [Rn+4]	-			
LDR Rd, [PC, #OFF]	Rd = [PC + (#OFF << 2)]	Word			
LDR Rd, [Rn, #OFF]	Rd = [Rn + (#OFF << 2)]	Word			
LDR Rd, [Rn, Rm]	Rd = [Rn + Rm]	Word			
LDR Rd, [SP, #OFF]	Rd = [SP + (#OFF << 2)]	Word			
LDRB Rd, [Rn, #OFF]	Rd = [Rn + (#OFF << 2)]	Unsigned Byte			
LDRB Rd, [Rn, Rm]	Rd = [Rn + Rm]	Unsigned Byte			
LDRH Rd, [Rn, #OFF]	Rd = [Rn + (#OFF << 2)]	Unsigned Half word			
LDRH Rd, [Rn, Rm]	Rd = [Rn + Rm]	Unsigned Half word			
LDRSB Rd, [Rn, Rm]	Rd = [Rn + Rm]	Signed Byte			
LDRSH Rd, [Rn, Rm]	Rd = [Rn + Rm]	Signed Half word			
LSL Rd, Rm, #	Rd = Rm << #	Unsigned/Signed	x	x	x
LSL Rd, Rs	Rd = Rm << Rs	Unsigned/Signed	x	x	x
LSR Rd, Rm, #	Rd = Rm >> #	Unsigned	x	x	x
LSR Rd, Rs	Rd = Rm >> Rs	Unsigned	x	x	x
MOV Rd, #	Rd = #	-	x	x	x
MOV Rd, Rm	Rd = Rm	Rd or Rm must be a "high register"			
MUL Rd, Rm	Rd = Rd * Rm	-	x	x	x
MVN Rd, Rm	Rd = !(Rm)	-	x	x	x
NEG Rd, Rm	Rd = -(Rm)	-	x	x	x
ORR Rd, Rm	Rd = Rd Rm	-	x	x	x
POP {<reg list>, <PC>}	get <reg list> and/or <PC> from stack	-			
PUSH {<reg list>, <LR>}	put <reg list> and/or <LR> on stack	-			
ROR Rd, Rs	Rd = (Rd >>) Rs	-	x	x	x
SBC Rd, Rm	Rd = (Rd - Rm) + C	-	x	x	x
STMia Rn1, {<reg list>}	[Rn+4] = for each in <reg list>	-			
STR Rd, [Rn, #OFF]	[Rn + (#OFF << 2)] = Rd	word			
STR Rd, [Rn, Rm]	[Rn + Rm] = Rd	word			
STR Rd, [SP, #OFF]	[SP + (#OFF << 2)] = Rd	word			
STRB Rd, [Rn, #OFF]	[Rn + (#OFF << 2)] = Rd	byte			
STRB Rd, [Rn, Rm]	[Rn + Rm] = Rd	byte			
STRH Rd, [Rn, #OFF]	[Rn + (#OFF << 2)] = Rd	half word			
STRH Rd, [Rn, Rm]	[Rn + Rm] = Rd	half word			
SUB Rd, #	Rd = Rd - #	-	x	x	x
SUB Rd, Rn, #	Rd = Rn - #	-	x	x	x
SUB Rd, Rn, Rm	Rd = Rn - Rm	-	x	x	x
SP = SP, #OFF	SP = SP - (#OFF << 2)	-			
SWI #	Run "bios" function	-			
TST Rm, Rn	<flags> = Rn & Rn	-	x		x
Unused Opcode	none	Free for software use. Minimal risk of future CPU revisions turning this into an opcode.			

Opcod	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC Rd, Rn	0	0	0	0	0	0	0	0	0	0	1	Rn	Rd			
ADD Rd, #	0	0	0	0	1	0		Rd				#				
ADD Rd, PC, #OFF	0	0	0	0	0	0		Rd				PC Relative Offset				
ADD Rd, Rn, #	0	0	0	0	0	0	0	1	0	Hj	Rn		Rd			
ADD Rd, Rn, Rm	0	0	0	0	1	1	0	0			Rn		Rd			
ADD Rd, SP, #OFF	1	0	1	0	1			Rd				SP Relative Offset				
AND Rd, Rm	0	0	0	0	0	0	0				Rm		Rd			
ASR Rd, Rm, #	0	0	0	0	1	0		#			Rm		Rd			
ASR Rd, Rs	0	0	0	0	0	0	0	1	0	0			Rd			
B <Target Addr>	1	1	1	0								# Offset				
B {<cond>} <Target Addr>	1	1	0	0			cond					# Offset				
BIC Rm, Rd	0	1	0	0	0	0	1	1	0	1		Rm		Rd		
BKPT #	0	1	0	0	0	1	1	0				#				
BL <Target Addr>	1	1	1	1	1							# Offset (lower half)				
BL[X] <Target Addr> (+)	1	1	1	0								# Offset (upper half)				
BLX <Target Addr>	1	1	0	0	1							# Offset (lower half)				
BLX Rm	0	1	0	0	0	0	1	1	1	Hj	Rm			0	0	0
BX Rm	0	1	0	0	0	0	1	1	0	Hj	Rm			0	0	0
CMN Rn, Rn	0	1	0	0	0	0	0	1	0	1		Rn		Rn		
CMP Rn, Rn	0	1	0	0	0	0	0	1	0	1		Rn		Rn		
CMP Rn, #	0	1	0	0	0	0	0	1	0	1	Hj	Rn		Rn		
CMP Rn, Rn	0	1	0	0	0	0	0				Rn		#			
EOR Rd, Rm	0	0	0	0	0	0	0	0	0	1			Rm		Rd	
LDMIA Rn!, {<reg list>}	1	1	0	0	1			Rn				Register List				
LDR Rd, [PC, #]	0	1	0	0	0	1						PC Relative Offset				
LDR Rd, [Rn, #OFF]	0	1	1	0	1						# Offset	Rn		Rd		
LDR Rd, [Rn, Rm]	0	1	1	0	0	0	1	0	0		Rm		Rd			
LDR Rd, [SP, #OFF]	1	0	0	1	1			Rd				SP Relative Offset				
LDRB Rd, [Rn, #OFF]	0	1	1	1				# Offset			Rn		Rd			
LDRB Rd, [Rn, Rm]	0	1	1	0	1	1	0				Rm		Rd			
LDRH Rd, [Rn, #OFF]	1	0	0	0	1			# Offset			Rn		Rd			
LDRH Rd, [Rn, Rm]	0	1	0	1	1	0	1				Rm		Rd			
LDRSB Rd, [Rn, Rm]	0	1	0	0	1	1					Rm		Rd			
LDRSH Rd, [Rn, Rm]	0	1	0	1	1	1	1				Rm		Rd			
LSL Rd, Rm, #	0	0	0	0	0	0		#			Rm		Rd			
LSL Rd, Rs	0	1	0	0	0	0	0	0	0	1	0		Rd		Rs	
LSR Rd, Rm, #	0	0	0	0	0	0		#			Rm		Rd			
LSR Rd, Rs	0	1	0	0	0	0	0	0	0	1	1		Rd			
MOV Rd, #	0	0	0	0	0	0		Rd			#					
MOV Rd, Rn	0	1	0	0	0	0	1	1	0	Hj	Rn		Rn			
MUL Rd, Rm	0	1	0	0	0	0	0	1	1	0		Rm		Rd		
MYN Rd, Rm	0	1	0	0	0	0	0	1	1	1		Rm		Rd		
NEG Rd, Rm	0	1	0	0	0	0	0	0	1	0		Rm		Rd		
ORR Rd, Rm	0	1	0	0	0	0	1	0	0			Rm		Rd		
POP {<reg list>, <PC>}	0	0	0	0	0	0	0				PC		Register List			
PUSH {<reg list>, <LR>}	0	0	0	0	0	0	0			LR			Register List			
ROR Rd, Rs	0	1	0	0	0	0	0	1	1	1		Rs		Rd		
SBC Rd, Rm	0	1	0	0	0	0	0	0	1	1	0		Rm		Rd	
STMIA Rn!, {<reg list>}	1	1	0	0	0			Rn				Register List				
STR Rd, [Rn, #OFF]	0	1	1	0	0			# Offset			Rn		Rd			
STR Rd, [Rn, Rm]	0	1	1	0	0	0	0				Rm		Rd			
STR Rd, [SP, #OFF]	1	0	0	1	0			Rd				SP Relative Offset				
STRB Rd, [Rn, #OFF]	0	1	1	1				# Offset			Rn		Rd			
STRB Rd, [Rn, Rm]	0	1	1	0	1	1	0				Rm		Rd			
STRH Rd, [Rn, #OFF]	1	0	0	0	0			# Offset			Rn		Rd			
STRH Rd, [Rn, Rm]	0	1	0	1	1	0	0	1			Rm		Rd			
SUB Rd, #	0	0	0	0	0			Rd			#					
SUB Rd, Rn, #	0	0	0	0	1	1	1				#	Rn		Rd		
SUB Rd, Rn, Rm	0	0	0	0	1	0	1				Rm		Rd			
SUB SP, SP, #OFF	1	0	1	1	0	0	0	0	1			SP Relative Offset				
SWI #	0	0	0	0	1	1	1	1	0			#				
TST Rm, Rn	0	1	0	0	0	0	1	0	0	0		Rm		Rn		
Unpredictable	0	1	0	0	0	0	1	0	0	0	x	x	x	x	x	x
Unpredictable	0	1	0	0	0	1	0	1	0	0	x	x	x	x	x	x
Unpredictable	0	1	0	0	0	1	0	0	0	0	x	x	x	x	x	x
Unpredictable	0	1	0	0	0	1	1	1	x	x	x	x	x	1	x	x
Unpredictable	0	1	0	0	0	1	0	0	0	0	x	x	x	x	x	x
Unpredictable	1	0	1	1	0	x	1	x	x	x	x	x	x	x	x	x
Unpredictable	0	1	0	1	0	0	0	x	x	x	x	x	x	x	x	x
Unpredictable	1	0	1	1	0	1	1	x	x	x	x	x	x	x	x	x
Unused Opcode	0	1	0	0	1	1	1	0	0	x	x	x	x	x	x	x