

# **E0C6S46**

# **4-bit Single Chip Microcomputer**



- Core CPU Architecture
- Dot Matrix LCD Driver
- Programmable SVD Circuit/Sound Generator


#### **■ DESCRIPTION**

The E0C6S46 is an advanced single-chip CMOS 4-bit microcomputer consisting of the E0C6200 4-bit core CPU. The chip contains the ROM, RAM, dot matrix LCD driver, programmable SVD circuit, time base counter and clock synchronous serial port. The E0C6S46 can be applied to any system requiring large memory such as schedule reminder, and dot matrix display function.


#### **■ FEATURES**

I LA I UILU	
<ul> <li>CMOS LSI 4-bit parallel processing</li> </ul>	
Oscillation circuit	OSC1: 32.768kHz (Typ.) Crystal oscillation circuit
	OSC3 : 2MHz (Max.) CR or ceramic oscillation circuit (*1)
Instruction set	108 instructions
Instruction execution time	32.768kHz : 152.6µsec, 213.6µsec, 366.2µsec
(depending on the instruction)	1MHz : 5.0μsec, 7.0μsec, 12.0μsec 2MHz : 2.5μsec, 3.5μsec, 6.0μsec
● ROM capacity	6,144 words × 12 bits
RAM capacity	Data memory : 640 words × 4 bits
	Display memory: 160 words × 4 bits
	8 bits (pull-up resistors may be supplemented *1)
Output port	20 bits (buzzer and clock outputs are possible *1)
● I/O port	16 bits
Serial interface	8-bit clock synchronous system × 1 ch.
Dot matrix type LCD driver	40 segments × 16 or 8 commons (*2)
Time base counter	Clock timer, stopwatch timer
Programmable timer	8-bit timer × 1 ch., with event counter and clock output functions
Watchdog timer	Built-in
Sound generator	8 programmable sounds (8 types of frequency) with envelope and 1-shot output functions
● Supply voltage detection (SVD)	2.2, -2.5, -3.1, -4.2V programmable (VDD standard)
Interrupts	External: Input port interrupt 2 systems
	Internal : Clock timer interrupt 1 system
	Stopwatch timer interrupt 1 system
	Programmable timer interrupt 1 system
• Dower cumply voltage	Serial interface interrupt 1 system
	2.2V to 5.5V (Min. 1.8V when the OSC3 oscillation circuit is not used)
Operating temperature range	
Current consumption (Typ.)	HALT mode : $32.768$ kHz (crystal oscillation), $3.0$ V $2.5\mu$ A OPERATING mode : $32.768$ kHz (crystal oscillation), $3.0$ V $6.5\mu$ A
	2MHz (CR oscillation), 3.0V 1mA
Package	QFP5-128pin (plastic) or chip  *1: Can be selected with mask option *2: Can be selected with software

# **■ BLOCK DIAGRAM**



# **■ PIN CONFIGURATION**



No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	<b>V</b> L3	33	SEG33	65	SEG2	97	R42
2	VL4	34	N.C.	66	SEG1	98	N.C.
3	VL5	35	SEG32	67	SEG0	99	R41
4	CF	36	SEG31	68	SCLK	100	R40
5	N.C.	37	SEG30	69	N.C.	101	R33
6	CE	38	SEG29	70	SOUT	102	R32
7	CD	39	SEG28	71	SIN	103	R31
8	CC	40	SEG27	72	K13	104	R30
9	СВ	41	SEG26	73	K12	105	R23
10	CA	42	SEG25	74	K11	106	R22
11	COM0	43	SEG24	75	K10	107	R21
12	COM1	44	SEG23	76	K03	108	R20
13	COM2	45	SEG22	77	K02	109	R13
14	COM3	46	SEG21	78	K01	110	R12
15	COM4	47	SEG20	79	K00	111	R11
16	COM5	48	SEG19	80	P33	112	R10
17	COM6	49	SEG18	81	P32	113	R03
18	COM7	50	SEG17	82	P31	114	R02
19	COM8	51	SEG16	83	P30	115	R01
20	COM9	52	SEG15	84	P23	116	R00
21	COM10	53	SEG14	85	P22	117	Vss
22	COM11	54	SEG13	86	P21	118	RESET
23	COM12	55	SEG12	87	P20	119	TEST
24	COM13	56	SEG11	88	P13	120	OSC4
25	COM14	57	SEG10	89	P12	121	OSC3
26	COM15	58	SEG9	90	P11	122	Vs <sub>1</sub>
27	SEG39	59	SEG8	91	P10	123	OSC2
28	SEG38	60	SEG7	92	P03	124	OSC1
29	SEG37	61	SEG6	93	P02	125	VDD
30	SEG36	62	SEG5	94	P01	126	VREF
31	SEG35	63	SEG4	95	P00	127	V <sub>L1</sub>
32	SEG34	64	SEG3	96	R43	128	VL2
					N.C	NIa	Connection

# **■ PIN DESCRIPTION**

N.C. = No Connection

Pin name	Pin No.	I/O	Function	
VDD	125	_	Power supply (+)	
Vss	117	_	Power supply (-)	
Vs1	122	_	Internal logic system/oscillation system regulated voltage outpu	t
VL1-VL5	127, 128, 1–3	_	LCD system power supply	
			1/4 bias generated internally, 1/5 bias generated externally *1	
VREF	126	0	LCD system power test pin *2	
CA-CF	10–6, 4	_	LCD system voltage booster condenser connecting pin	
OSC1	124	ı	Crystal oscillator input	
OSC2	123	0	Crystal oscillator output, CD buiil-in	
OSC3	121	I	CR or ceramic oscillator input *1	
OSC4	120	0	CR or ceramic oscillator output *1	
COM0-COM15	11–26	0	LCD common output (1/8 duty or 1/16 duty is selected on softward	are)
SEG0-SEG39	67–35, 33–27	0	LCD segment output	
K00-K03	79–76	ı	Input port (pull up resistor is available by mask option) *1	
K10-K13	75–72	I	Input port (pull up resistor is available by mask option) *1	
P00-P03	95–92	I/O	I/O port	Complementary output or
P10-P13	91–88	I/O	I/O port	Nch open drain output *1
P20-P23	87–84	I/O	I/O port	
P30-P33	83–80	I/O	I/O port or output port *1	
R00-R03	116–113	0	Output port	
R10-R13	112-109	0	Output port	
R20-R23	108–105	0	Output port	
R30-R32	104-102	0	Output port	
R33	101	0	Output port, SRDY output or PTCLK output *1	
R40	100	0	Output port or FOUT output *1	
R41	99	0	Output port	
R42	97	0	Output port, BZ output or FOUT output *1	
R43	96	0	Output port or BZ output *1	
SIN	71	ı	Serial interface data input	
SOUT	70	0	Serial interface data output	
SCLK	68	I/O	Serial interface clock input/output	
RESET	118	1	Initial reset input terminal	
TEST	119	I	Testing input terminal *3	

<sup>\*1</sup> Selected by mask option
\*2 Leave the VREF pin unconnected (N.C.).

<sup>\*3</sup> The TEST pin is used when the IC load is being detected. During ordinary operation be certain to connect this pin to VDD.

# **■ ELECTRICAL CHARACTERISTICS**

# Absolute Maximum Ratings

(VDD=0V)

Rating	Symbol	Value	Unit
Supply voltage	Vss	-7.0 to 0.5	V
Input voltage (1)	Vı	Vss - 0.3 to 0.5	V
Input voltage (2)	Viosc	Vs1 - 0.3 to 0.5	V
Permissible total output current *1	Σlvss	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / time	Tsol	260°C, 10sec (lead section)	_
Permissible dissipation *2	PD	250	mW
Electrostatic proof pressure	VE	EIAJ test method (C=200pF) 150V or more	V
		MIL test method (C=100pF, R=1.5k $\Omega$ ) 900V or more	

<sup>\*1:</sup> The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).

# Recommended Operating Conditions

(Ta=-20 to 70°C)

Condition	Symbol	Rema	rk	Min.	Тур.	Max.	Unit
Supply voltage	Vss	VDD=0V	VSC="0"	-3.8	-3.0	-1.8	V
			VSC="1"	<b>-</b> 5.5	-3.0	-2.2	V
			VSC="2"	-5.5	-5.0	-3.5	V
Oscillation frequency (1)	fosc <sub>1</sub>			20	32.768	50	kHz
Oscillation frequency (2)	fosc3	VSC="1"		50	1,000	1,200	kHz
Oscillation frequency (3)	fosc3	VSC="2"		50	2,000	2,300	kHz
Voltage booster capacitor (1)	C <sub>1</sub>				0.1		μF
Voltage booster capacitor (2)	C <sub>2</sub>				0.1		μF
Voltage booster capacitor (3)	Сз				0.1		μF
Capacitor between VDD and VL1	C4				0.1		μF
Capacitor between VDD and VL2	C <sub>5</sub>				0.1		μF
Capacitor between VDD and VL4	C <sub>6</sub>				0.1		μF
Capacitor between VDD and VL5	C7				0.1		μF
Capacitor between VDD and VS1	C8				0.1		μF

#### DC Characteristics

 $(Unless\ otherwise\ specified:\ VDD=0V,Vss=-3.0V,VL1=-1.0V,VL2=-2.0V,VL4=-3.0V,VL5=-4.0V,fosc1=32.768kHz,fosc3=1MHz,Ta=25^{\circ}C,C1-C8=0.047\mu F)$ 

Characteristic	Symbol		Condition	Min.	Тур.	Max.	Unit
High level input voltage	VHIN	Vss=-2.2 to -5.5V	K00-03•10-13, P00-03•10-13	0.2•Vss		0	V
Low level input voltage	VLIN	Ta=25°C	P20-P23•30-33, SIN, SCLK	Vss		0.8•Vss	V
High level input voltage	VHIN	Vss=-2.2 to -5.5V	RESET	-0.2		0	V
Low level input voltage	VLIN	Ta=25°C		Vss		Vss+0.2	V
High level input current	Iн	Vss=-3.0V	K00-03•10-13, P00-03•10-13	0		0.5	μΑ
		VIH=0V	P20-P23•30-33, SIN, SCLK				
			RESET				
Low level input current (1)	IIL1	Vss=-3.0V	K00-03•10-13, P00-03•10-13	-45		-15	μΑ
		VIL1=VSS	P20-P23•30-33, SIN, SCLK				
		With pull-up resistor	RESET				
Low level input current (2)	IIL2	Vss=-3.0V	K00-03•10-13, P00-03•10-13	-0.5		0	μΑ
		VIL2=VSS	P20-P23•30-33, SIN, SCLK				
		No pull-up resistor	RESET				
High level output current (1)	Іон1	Vss=-2.2V	P00-03•10-13•20-23•30-33			-1.0	mA
		Vон1=-0.5V	R00-03•10-13•20-23•30-33				
			R40•41, SOUT, SCLK				
Low level output current (1)	IOL1	Vss=-2.2V	P00-03•10-13•20-23•30-33	2.0			mA
		Vol1=Vss+0.5V	R00-03•10-13•20-23•30-33				
			R40•41, SOUT, SCLK				
High level output current (2)	Іон2	Vss=-2.2V	R42•43			-2.0	mA
		VOH2=-0.5V					
Low level output current (2)	IOL2	Vss=-2.2V	R42•43	4.0			mA
		Vol1=Vss+0.5V					
Common output current	Іонз	Vонз=-0.05V	COM0-15			-30	μΑ
	IOL3	VOL3=VL5+0.05V		30			μΑ
Segment output current	Іон4	VOH4=-0.05V	SEG0-39			-10	μΑ
	IOL4	VOL4=VL5+0.05V		10			μΑ

<sup>\*2:</sup> In case of plastic package.

# ● Analog Circuit Characteristics and Current Consumption

 $(Unless\ otherwise\ specified:\ VDD=0V,Vss=-3.0V,VL1=-1.0V,VL2=-2.0V,VL4=-3.0V,VL5=-4.0V,fosc1=32.768kHz,fosc3=1MHz,Ta=25^{\circ}C,C1-C8=0.047\mu F)$ 

Characteristic	Symbol			Min.	Тур.	Max.	Unit
LCD drive voltage	V <sub>L1</sub>	Connects a 1M $\Omega$ load resistance between VDD and \	L1	1/2·VL2		1/2·VL2	٧
(Normal mode)		(No panel load)	T	-0.1		×0.95	
	VL2	Connects a 1MΩ load resistance	LC="0"	-	-1.80		
		between VDD and VL2 (No panel load)	LC="1"		-1.85		
			LC="2"	-	-1.90		
			LC="3"	-	-1.95		
			LC="4"		-2.01		
			LC="5"	-	-2.06		
			LC="6"	- I	-2.11	T	
			LC="7"	Typ.	-2.17	Typ.	V
			LC="8" LC="9"	×1.12	-2.22 -2.27	×0.88	
			LC="9"	-			
				-	-2.32		
			LC="11" LC="12"	-	-2.38 -2.43		
			LC="13"	- 1	-2.43		
			LC="14"	-	-2.46		
-			LC="15"	-	-2.59		
	VL4	Connects a 1MΩ load resistance between VDD and \		3/2·V <sub>L2</sub>	2.00	3/2·VL2	V
	*	(No panel load)		0/2 1/2		×0.95	`
	V <sub>L5</sub>	Connects a $1M\Omega$ load resistance between VDD and \	<sup>1</sup> L5	2·VL2		2·VL2	V
		(No panel load)				×0.95	-
LCD drive voltage	V <sub>L1</sub>	Connects a 1MΩ load resistance	LC="0"		-0.92		
Heavy load protection mode)		between VDD and VL1 (No panel load)	LC="1"	1	-0.95		
,			LC="2"	1	-0.97		
			LC="3"	1	-1.00		
			LC="4"	1	-1.03		
			LC="5"	]	-1.05		
			LC="6"	]	-1.08		
			LC="7"	Тур.	-1.11	Тур.	V
			LC="8"	×1.12	-1.13	×0.88	<b>'</b>
			LC="9"		-1.16		
			LC="10"		-1.18		
			LC="11"		-1.21		
			LC="12"		-1.24		
			LC="13"		-1.26		
			LC="14"		-1.29		
	L		LC="15"		-1.32		L.,
	VL2	Connects a 1M $\Omega$ load resistance between VDD and V	L2	2·VL1		2·VL1	V
		(No panel load)		0.14		×0.90	<u>, , , , , , , , , , , , , , , , , , , </u>
	VL4	Connects a $1M\Omega$ load resistance between VDD and \( (No panel load)	'L4	3·VL1		3·VL1	V
	V <sub>L5</sub>	Connects a 1MΩ load resistance between V <sub>DD</sub> and V	/ı -	4·VL1		×0.90 4⋅VL1	V
	VL5	(No panel load)	'L5	4. AL		×0.90	<b>'</b>
SVD voltage	Vovro	SVC="0"		-2.35	-2.20	-2.05	V
					-2.50	-2.30	V
- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1		SVC="1"		1 -/ /() !			
- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	VsvD1	SVC="1" SVC="2"		-2.70 -3.30			V
	Vsvd1	SVC="2"		-3.30	-3.10	-2.90	V
Ů	VSVD1 VSVD2 VSVD3					-2.90 -3.90	٧
SVD circuit response time	Vsvd1 Vsvd2 Vsvd3 tsvd	SVC="2" SVC="3"		-3.30	-3.10 -4.20	-2.90 -3.90 100	V μs
SVD circuit response time Current consumption *1	VsvD1 VsvD2 VsvD3 tsvD Inlt	SVC="2" SVC="3"  During HALT (VSC="0", OSCC="0")		-3.30	-3.10 -4.20 2.5	-2.90 -3.90 100 5.0	V μs μA
Ū	Vsvd1 Vsvd2 Vsvd3 tsvd	SVC="2" SVC="3"		-3.30	-3.10 -4.20	-2.90 -3.90 100	V μs

<sup>\*1:</sup> No panel loard. The SVD circuit is in OFF status.

#### AC Characteristics

#### **RESET** Input

(Unless otherwise specified: VDD=0V, VSS=-3.0V, fOSC1=32.768kHz, Ta=25°C, VIH=0.5VSS, VIL=0.9VSS)


Characteristic	Symbol	Min.	Тур.	Max.	Unit
RESET input time	<b>t</b> sr	2.0			ms




#### **Power-on Reset**

(Unless otherwise specified: VDD=0V, Vss=-3.0V, fosc1=32.768kHz, Ta=25°C)

	(0000 00.	moo opoomoubb	0.,	,	
Characteristic	Symbol	Min.	Тур.	Max.	Unit
Operating power voltage	Vsr	-2.2			V
RESET input time	tosr	20			ms





- \*1 Because the potential of the RESET terminal not reached VDD level or higher.
- \*2 Built-in pull-up resistor

#### Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

# **OSC1 Crystal Oscillation Circuit**

 $(Unless \ otherwise \ specified: \ VdD=0V, \ Vss=-3.0V, \ Crystal: \ C-002R(Cl=35k\Omega), \ Cgx=25pF, \ Cdx=built-in, \ Rfx=10M\Omega, \ Ta=25^{\circ}C, \ VSC="0")$ 

Characteristic	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	<b>t</b> sta	Vss=-2.2 to -5.5V			5	s
Built-in drain capacitance	CD	Package as assembled		20		pF
		Bare chip		19		pF
Frequency/voltage deviation	∂f/∂V	Vss=-2.2 to -5.5V			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustable range	∂f/∂Cg	Cg=5 to 25pF	35	45		ppm
Harmonic oscillation start voltage	Vhho	Cg=5pF (Vss)			-5.5	V
Permitted leak resistance	Rleak	Between OSC1 and VDD, VS1	200			$M\Omega$

# **OSC3 CR Oscillation Circuit (1)**

(Unless otherwise specified: VDD=0V, Vss=-3.0V, Ta=25°C, VSC="1")

		(Offices office wise specified: VDD=0 V,	v 33- U.U	v, 14-2	J 0, V00	<u> </u>
Characteristic	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation frequency	fosc3	Rcr2=60kΩ	Тур.	1,000	Тур.	kHz
			×70%		×130%	
Oscillation start time	<b>t</b> sta	Vss=-2.2 to -5.5V			10	ms
Frequency/voltage deviation	∂f/∂V	Vss=-2.2 to -5.5V	-5		+5	%

# **OSC3 CR Oscillation Circuit (2)**

(Unless otherwise specified: VDD=0V, Vss=-5.0V, Ta=25°C, VSC="2")

		(Chicoc chickwice opening. VBB-cv,	• 00- 0.0	·, . u	0, 100	J- <b>-</b> ,
Characteristic	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation frequency	fosc3	Rcr2=30kΩ	Тур.	2.0	Тур.	MHz
			×70%		×130%	
Oscillation start time	<b>t</b> sta	Vss=-3.5 to -5.5V			10	ms
Frequency/voltage deviation	∂f/∂V	Vss=-3.5 to -5.5V	-5		+5	%

#### **OSC3 Ceramic Oscillation Circuit (1)**

(Unless otherwise specified: VDD=0V, Vss=-3.0V, Ta=25°C, VSC="1", Ceramic oscillator: CSB 1000J \*1 (1MHz), Cgc=CDc=100pF, Rfc=1M\O)

Characteristic	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	tsta	Vss=-2.2 to -5.5V			10	ms
Frequency/voltage deviation	∂f/∂V	Vss=-2.2 to -5.5V	-3		+3	%


<sup>\*1:</sup> Made by Murata Mfg. Co.

#### **OSC3 Ceramic Oscillation Circuit (2)**


 $(Unless\ otherwise\ specified:\ VDD=0V,\ Vss=-5.0V,\ Ta=25^{\circ}C,\ VSC="2",\ Ceramic\ oscillator:\ CSA\ 2.00MG\ *^{1}\ (2MHz),\ Cgc=CDc=100pF,\ Rfc=1M\Omega)$ 

Characteristic	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	<b>t</b> sta	Vss=-3.5 to -5.5V			10	ms
Frequency/voltage deviation	∂f/∂V	Vss=-3.5 to -5.5V	-3		+3	%

<sup>\*1:</sup> Made by Murata Mfg. Co.



#### ■ BASIC EXTERNAL CONNECTION DIAGRAM



#### NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

#### **SEIKO EPSON CORPORATION**

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5812 FAX: 042-587-5564

**ED International Marketing Department II (Asia)** 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5814 FAX: 042-587-5110

