


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
	A	ORIGINAL		



PROJECT

DATE

BOARD:

nixie_clock_cpu

STATUS:

Prototype -

VARIANT:

[No Variations]

DESIGNER:

ENGINEER:

CHECKER:

APPROVALS

DATE

REFERENCE DOCUMENTS

BOM:

ASSY DWG:

FAB DWG:

SCHEMATIC:

PRINT DATE:

16/05/2026, 23:32:32

DB Home

Via San Quirico 233/3

50013 Campi Bisenzio

Frenze — ITALIA

TITLE:

Nixie Clock CPU Board

<TITLE 1>

<TITLE 2>

LICENSE:

DB Home Copyright

LAYER:

Drawing

SIZE:

A3

CAGE CODE:

DWG NO:

<PCB DWG NO>

REV:

A

SCALE:


1:1

FILE NAME:

nixi_clock_cpu.PcbDoc


SHEET:

OF



PART NO.<PCB PN>
UNLESS OTHERWISE SPECIFIED DIMENSIONS AND TOLERANCE ARE IN INCHES AND APPLY TO THE FINISHED PART
TOLERANCE ON:
2 DEC. PLACE 3 DEC. PLACE ANGLES
+/- .01 +/- .010 +/- 1/2
MATERIAL:
SEE NOTES


REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
	A	ORIGINAL		



PROJECT		DATE		 DB Home Via San Quirico 233/3 50013 Campi Bisenzio Firenze — ITALIA	
BOARD: nixie_clock_cpu		---/---/----			
STATUS: - Prototype -				TITLE: Nixie Clock CPU Board <TITLE 1> <TITLE 2>	
VARIANT: I No VariationsI					
S APPROVALS		DATE		LICENSE: DB Home Copyright	
DESIGNER: - - - - -		---/---/----			
ENGINEER: - - - - -		---/---/----			
CHECKER: - - - - -		---/---/----			
REFERENCE DOCUMENTS				LAYER: Assembly Top	
BOM:					
ASSY DWG:					
FAB DWG:					
SCHEMATIC:					
SIZE: A3		CAGE CODE:		DWG NO: <PCB DWG NO>	
SCALE: 1:1		FILE NAME: nixi_clock_cpu.PcbDoc		SHEET: 0F	

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
	A	ORIGINAL		



PROJECT		DATE	
BOARD: nixie_clock_cpu		--/--/----	
STATUS: - Prototype -			
VARIANT: [No Variations]			
DESIGNER:		APPROVALS	DATE
- - - - -		- - - - -	- - - - -
ENGINEER:		- - - - -	- - - - -
CHECKER:		- - - - -	- - - - -
REFERENCE DOCUMENTS		LAYER:	
BOM:		SIZE: A3	
ASSY DWG:		CAGE CODE:	
FAB DWG:		DWG NO: <PCB DWG NO>	
SCHEMATIC:		REV: A	
PRINT DATE: 16/05/2026, 23:32:32		SCALE: 1:1	
		FILE NAME: nixi_clock_cpu.PcbDoc	
		SHEET: OF	


develer

DB Home
Via San Quirico 233/3
50013 Campi Bisenzio
Firenze — ITALIA

TITLE:
Nixie Clock CPU Board
<TITLE 1>
<TITLE 2>

LICENSE:
DB Home Copyright


Assembly Bottom




PART NO.<PCB PN>		
UNLESS OTHERWISE SPECIFIED DIMENSIONS AND TOLERANCE ARE IN INCHES AND APPLY TO THE FINISHED PART		
TOLERANCE ON:		
2 DEC. PLACE +/- .01	3 DEC. PLACE +/- .010	ANGLES +/- 1/2
MATERIAL: SEE NOTES		

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
	A	ORIGINAL		




PROJECT		DATE		develer DB Home Via San Quirico 233/3 50013 Campi Bisenzio Firenze — ITALIA
BOARD: nixie_clock_cpu		---/---/----		
STATUS: Prototype —				TITLE: Nixie Clock CPU Board <TITLE 1> <TITLE 2>
VARIANT: [No Variations]				
S APPROVALS		DATE		LICENSE: DB Home Copyright
DESIGNER: - -----		---/---/----		
ENGINEER: - -----		---/---/----		LAYER: Note Top
CHECKER: - -----		---/---/----		
REFERENCE DOCUMENTS				SIZE: CAGE CODE: DWG NO: REV:
BOM:				
ASSY DWG:				A3 <PCB DWG NO> A
FAB DWG:				
SCHEMATIC:				SCALE: 1:1 FILE NAME: nixie_clock_cpu.PcbDoc SHEET: OF



PART NO.<PCB PN>		
UNLESS OTHERWISE SPECIFIED DIMENSIONS AND TOLERANCE ARE IN INCHES AND APPLY TO THE FINISHED PART		
TOLERANCE ON:		
2 DEC. PLACE	3 DEC. PLACE	ANGLES
+/- .01	+/- .010	+/- 1/2
MATERIAL: SEE NOTES		

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARRANTY GIVEN.

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
	A	ORIGINAL		



PROJECT		DATE	
BOARD: nixie_clock_cpu		--/--/----	
STATUS: - Prototype -			
VARIANT: [No Variations]			
DESIGNER:		APPROVALS	
- - - - -		DATE	
ENGINEER:		--/--/----	
CHECKER:		--/--/----	
REFERENCE DOCUMENTS		LAYER:	
BOM:		SIZE: A3	
ASSY DWG:		CAGE CODE:	
FAB DWG:		DWG NO: <PCB DWG NO>	
SCHEMATIC:		REV: A	
PRINT DATE: 16/05/2026, 23:32:32		SCALE: 1:1	
		FILE NAME: nixie_clock_cpu.PcbDoc	
		SHEET: OF	


develer

DB Home
Via San Quirico 233/3
50013 Campi Bisenzio
Firenze — ITALIA

TITLE:
Nixie Clock CPU Board
<TITLE 1>
<TITLE 2>

LICENSE:
DB Home Copyright

Note Bottom




PART NO.<PCB PN>

UNLESS OTHERWISE SPECIFIED DIMENSIONS
AND TOLERANCE ARE IN INCHES AND
APPLY TO THE FINISHED PART

TOLERANCE ON:		
2 DEC. PLACE	3 DEC. PLACE	ANGLES
+/- .01	+/- .010	+/- 1/2

MATERIAL:
SEE NOTES



DB Home

Nixie

Antenna FM

Audio

System



Clock

Left

Right

7343-31

7343-31

+5V

GND

P101
POWER

+5V
+3.3V

nixie_clock_cpu
Prototype

P102
DAT

TEMPERATURE

DHT11

P103
ENCODER

REVA

