**Draft Outline**

1. Intro
2. Instruction Objectives + Opcode Objectives
3. Assembler Objectives
4. Radix-Four Booth’s Algorithm (Theory)
5. Radix-Four Booth’s Algorithm (Example)
6. Instruction Set Design
7. Pre-existing Instructions
8. More Instruction Set Design
9. Datapath design
10. More datapath design

Processor Design:

A Report on the Design and Development of a Software Assembler for a Custom Instruction Set Architecture

By Matt Fennell and Ryan Rabello

Submitted in Partial Fulfilment of the Requirements of CPTR 380

3/15/18

**Intro**

As part of the coursework for CPTR 380 – Computer Architecture, we were tasked with developing a project that would give us further experience with instruction set architectures, machine code, processor design, and processor operation. After some consideration, we decided to choose a project focusing on the assembly of processor instructions into processor machine code. In order to add an element of creativity, and to expand the scope of the project, we decided to also develop a custom instruction set that would focus on the radix-four version of Booth’s Multiplication algorithm. Using our new, simplified instruction set, along with its own machine code, we’d then develop a software-based assembler. Once the scope and direction of our project had been decided, we set about defining specific goals for each of the three areas of our project, which are as follows.

First, our goals regarding instruction set design. Our guiding principles in this area were **simplicity** and **clarity**. Our aim was to develop a clean, creative, and readable set of instructions for implementing the radix-four Booth’s algorithm. On top of standard forms of documentation, we planned include an explanation of the process that went into the design of our instruction set, which we figured would aid in comprehension and usability.

Next, our goals regarding the machine code design. Once again, simplicity was a guiding light, with our main goal in this area being the re-use of existing MIPS machine code. By saving time not reinventing the wheel, we’d be able to dedicate our resources to developing full data path designs for any of the new hardware components our processor might entail. From the preexisting instructions and our new data path designs, we’d then be able to have a simple 1-to-1 translation from our custom instruction set to machine code.

Finally, our goals for the assembler itself. These were a bit more complex, as we were able to come up with all sorts of cool additional features beyond simple instruction set assembly. These bonus goals include support for output processing logs, to help with debugging faulty instructions. Additionally, we planned to implement a simple GUI for interfacing with the assembler, and basic hazard detection that would trigger warnings for basic stall and control hazards.

With these goals in mind, we set up a Google Doc for documenting our work throughout the project, and began our research into the specifics of the radix-four version of Booth’s algorithm.

**Radix-Four Booth’s Algorithm**

While the standard, radix-two version of Booth’s Algorithm relies on individually shifting through each bit of the multiplier to determine the next action, the radix-four version works a little bit differently, in order to speed up execution time. By taking in bits of the multiplier three at a time, shifting twice, and allowing for an overlap of one bit in the next set of bits, we’re able to recode the multiplier to allow for one of five possible actions: do nothing, add the multiplicand, add the inverse of the multiplicand, add the multiplicand’s double, or add the inverse of the multiplicand’s double. This radix-four recoding splits processing time in half, and as long as we remember to preserve the sign bit, gives us the exact same result as the standard Booth’s algorithm.

During our research, we stumbled upon a few different methods for running through the radix-four version of the algorithm, some with shortcuts for even faster execution, but in the end, we chose a simple, reliable version to base our instruction set off of. Included below is a short example of the algorithm we’ve used, with documentation of each step taken along the way.

RADIX FOUR EXAMPLE HERE

**Instructions**

After working through several problems using the radix-four Booth’s algorithm, we felt we had a solid understanding of the process. The next step was to break down the algorithm into its absolute simplest form, and then develop an instruction set from that simplification. Below is the full listing of that set:

**Register Load/Store (R-Type)**

**Register Load Immediate (R-Type)**

**Register Store Upper/Lower (R-Type)**

**Syscall**

Tells the simulator/processor to receive input digits

Tells the simulator/processor to output the contents of a register

Tells the simulator/processor to quit.

**Variable Shift (by 2 bits) (R-Type)**

Shift address1 by n bits and store it in address2.

Needs to be able to do shift left logical and arithmetic.

**And (R-Type)**

Store the Bitwise AND of address1 with address2 in address3

**Or (R-Type)**

Store the Bitwise OR of address1 with address2 in address3

**Branch on equal**

**Branch on not equal**

**Add**

Add two unsigned registers together (this is the add that gets used in booth’s algorithm.)

After listing out all the necessary instructions, we took a step back and considered pieces of hardware that would be able to take care of some of the large clumps of repetitive instructions by replacing them with simple custom instructions. Those custom instructions are as follows:

**Two’s Complement**

Store the two’s complement of address1 in address2

A function for inverting then adding one to the bits. Bitwise invert, add 1 unsigned

**Booth-Load**

Loads the value of A and B into predetermined registers

-B (two’s complement B)

2B (shift left logical B)

-2B (shift left logical -B)

**Booth-Add**

This function looks at the last three bits of A and performs the appropriate operation according to the function. Use last three bits of A as select for mux to 0, B, 2B, -2B, and –B. Add selected register to upper of result

**Development Process**

* Look at example assembly code
  + Assignment for Booth add
  + Adapted for our instruction set
  + Looked at instruction to code mapping
    - Research MIPS format
    - How was that format determined, how to add to it
    - Op codes/function codes
* Parsing rules
  + Read in a file (every line) in a for loop
  + What can we ignore?
    - Comments/white space
  + How to specify labels
    - Start of line; colon
  + What’s left now? Lines of instruction code and parameters
    - We want to convert these parts to instruction code through above process
    - We want this process to be extendable, so we can easily add new instructions. This rules out switch statements and if statements.
  + Instruction Patterns
    - Tuples with function code string and instruction parser function
    - Lines of strings are read in, parameters, file line (Human readable) and address (machine readable) are saved
  + Instruction Parsers
    - Function for each instruction
    - Started with dummy functions
    - Called from instruction pattern match
    - Given parameter string
    - Has helper functions that throw syntax errors
    - Converts to machine code, returns to main function for printing
  + Syntax Errors
    - Universal syntax error “object”
    - Error is printed to console, with details (line, type, offending code snippet)
  + Register definition
    - File with all register info, for translating to addresses/etc