

Course Title:	Digital Systems
Course Number:	COE 328
Semester/Year (e.g.F2016)	F2021

Instructor: Dr.Patrick Siddavattam	
------------------------------------	--

Assignment/Lab Number:	LAB REPORT #6
Assignment/Lab Title:	Design of a General-Purpose Processor Unit (GPU)

Submission Date :	12/08/2021
Due Date:	12/09/2021

Student LAST Name			Section	Signature*	
Patel	Astha	501040209	14	A.P.	

1.	A brief intr	oduction of components involved in a GPU design	3
2.	Componen	ts	
	2.1 Latch #	#1	3
	2.1.1	Block symbol A	3
	2.1.2	Waveform A	3
	2.1.3	VHDL code A	4
	2.2 Latch #	#2	4
	2.2.1	Block symbol B	4
	2.2.2	Waveform B	4
	2.2.3	VHDL code B	5
	2.3 Finite-	State Machine (FSM)	5
	2.3.1	Block symbol C	5
	2.3.2	VHDL code C	6
	2.3.3	Waveform C	9
	2.4 4-to-16	6 decoder	9
	2.4.1	Block symbol D	9
	2.4.2	Waveform D	9
	2.4.3	VHDL code D	10
3.	ALU design	ns .	
	3.1 ALU_1		10
	3.1.1	Problem 1	10
	3.1.2	Block symbol 1.1	10
	3.1.3	Waveform 1.1	12
	3.1.4	VHDL code ALU 1	12
	3.1.5	VHDL code Seven-segment display 2	14
	3.1.6	Block diagram 1	15
	3.1.7	Waveform 1.2	15
	3.2 ALU_2		15
	3.2.1	Problem 2	16
	3.2.2	Block symbol 2	16
	3.2.3	Waveform 2.1	17
	3.2.4	VHDL code ALU 2.1	17
	3.2.5	VHDL code Seven-Segment display 2.2	18
	3.2.6	Block diagram 2.1	19
	3.2.7	Waveform 2.2	20
	3.3 ALU_3		20
	3.3.1	Problem 3	21
	3.3.2	Block symbol 3	21
	3.3.3	Waveform 3.1	22
	3.3.4	VHDL code ALU 3.1	23
	3.3.5	VHDL code Seven-Segment display 3.2	24
	3.3.6	Block diagram 3.1	24
	3.3.7	Waveform 3.2	24
1	Conclusion		25


A BRIEF DESCRIPTION OF THE COMPONENTS

The objective of this lab experiment is to design a simple General-purpose Processing Unit (GPU). Multiple components will be utilized to build the GPU system, these components include Latches; a Finite-State Machine (FSM); a 4-to-16 Decoder; Arithmetic & Logic Unit (ALU); Seven-Segment Display (SSEG). A latch is a level sensitive storage element that temporarily stores the input. Next, an FSM works as a counter that could be useful when a certain order of outputs is required. Furthermore, a 4-to-16 decoder utilizes multiple inputs to execute a particular operation. An ALU machine combines information from different components to execute the desired output. Finally, the seven-segment displays a binary or a hexadecimal value from the final output. For this lab experiment will utilize all the components described above to design a final GPU. Within a computer system, a GPU executes mathematical operations for the Central Processing Unit (CPU). The goal of this lab is to experiment with different mathematical operations using the GPU design.

COMPONENTS:

2.1 Latch #1:

Latches are level sensitive storage elements; they execute operations when the machine is clocked. A latch has pins Clock; Reset; Input; output. Latch machines are level sensitive; they change or stay in the same state depending on the clock signal. The Clock pin allows the latch to discard the present data and store the new incoming data. The Reset pin resets the values to a user-customized value; the latch stays at the reset state until clocked again. The latch will store an 8-bit binary number and send its information to the ALU. The first 8-bit binary representation is the 6th and 7th digit of my student ID (0000 and 0010, respectively).



2.2.1: Block symbol A: A symbol for latch #1 machine.

	Name	Value at 0 ps	0 ps 10.	0 ns 20.	0 ns 30.	0 ns 40.0 r
i.	⊕ A	В 00000			0010	
in_	Clock	B 1				
in_	Resetn	B 0				
out	⊕ · Q	B 00000	0000	00000	0000	0010


2.1.2: Waveform A: the waveform of a latch machine.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
    ENTITY latch1 IS
         PORT (A
                              : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- 8 bit input
    Resetn, Clock: IN STD_LOGIC; --1 bit clock input and 1 bit reset input bit
                              : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)); -- 8 bit output
               0
         END latch1;
         ARCHITECTURE Behaviour OF latch1 IS
    11
12
            PROCESS (Resetn, Clock) -- Process takes reset and clock as inputs
13
            BEGIN
    14
               IF Resetn = '0' THEN --when reset inout is '0' the latches does not operate
15
    F
                  Q <= "00000000";
               ELSIF Clock'EVENT AND Clock = '1' THEN --level sensitive based on clock
16
17
18
               END IF:
19
            END PROCESS;
         END Behaviour;
```


2.1.3: VHDL code A: A VHDL code for a Latch machine.

2.2 Latch #2:

This latch machine is identical to the previous machine, this time, this machine will store the 8th and the 9th digit (0000 and 1001, respectively) of my student ID number. As described above, latches are level sensitive storage elements; they execute operations when the machine is clocked. A latch has pins Clock; Reset; Input; output. The Clock pin allows the latch to discard the present data and store the new incoming data. The Reset pin resets the values to a user-customized value; the latch stays at the reset state until clocked again. The latch will store an 8-bit binary number and send its information to the ALU.



2.2.1: Block symbol B: A block diagram of Latch #2.



2.2.2: Waveform B: A waveform representation of the second latch symbol.

```
USE ieee std_logic_1164.all;
    ENTITY latch1 IS
        PORT (A
                            : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- 8 bit input
    Resetn, Clock: IN STD_LOGIC; --1 bit clock input and 1 bit reset input bit
                      : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)); -- 8 bit output
               0
        END latch1;
    ARCHITECTURE Behaviour OF latch1 IS
10
11
12
            PROCESS (Resetn, Clock) -- Process takes reset and clock as inputs
13
    14
               IF Resetn = '0' THEN --when reset inout is '0' the latches does not operate
15
                  Q <= "00000000";
    占
              ELSIF Clock'EVENT AND Clock = '1' THEN --level sensitive based on clock
17
18
              END IF;
19
           END PROCESS:
20
        END Behaviour;
```

2.2.3: VHDL code B: A VHDL code for a Latch machine.


2.3 Finite-State Machine (FSM):

An FSM is a machine that could represent a particular state at any given time, from a finite set of possible states. This machine will represent one state at a time, each time it is clocked. A Mealy FSM is utilized for this experiment. A Mealy machine is dependent on the primary inputs, the present state, and the primary outputs. Depending on the primary inputs, the machine will represent a state when clocked. The Mealy machine in this lab experiment represents the student ID as the states change from 0 to 8.



2.3.1: Block symbol C: A block symbol of the FSM machine.

```
LIBRARY IEEE;
1
      USE IEEE STD_LOGIC_1164.all;
2
3
    PORT
    ENTITY fsml IS
                             : IN STD_LOGIC;
             data_in : IN STD_LOGIC;
reset : IN STD_LOGIC;
student_id : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
current_state : OUT STD_LOGIC_VECTOR (3 DOWNTO 0)
8
9
10
11
12
13
         END fsml;
14
    ARCHITECTURE fsm OF fsm1 IS
15
16
     --Build an enumerated type with 9 states for the state machine (9 states
17
18
      L--for parsing 9 digits of student ID)
19
          TYPE state_type IS (s0,s1,s2,s3,s4,s5,s6,s7,s8);
20
       --register to hold the current state
21
      SIGNAL yfsm : state_type;
22
23
24
    BEGIN
    PROCESS (clk, reset)
25
26
          BEGIN
             IF reset = '1' THEN
27
     ₽
                yfsm <= s0;
     F
```



```
56
57
58
                    yfsm <= s3;
END IF;
WHEN s3 =>
59
                        IF data_in = '0' THEN
     current_state <= "0011";
yfsm <= s3;
60
61
62
63
64
65
                        ELSE
                          current_state <= "0100";
                           yfsm <= s4;
                        END IF:
66
67
68
69
70
                    WHEN s4 =>
                        IF data_in = '0' THEN
   current_state <= "0100";
   yfsm <= s4;</pre>
     占
71
72
73
74
75
76
77
                           current_state <= "0101";
                       yfsm <= s5;
END IF;
                    WHEN s5 =>
                        IF data_in = '0' THEN
     ₽
                           current_state <= "0101";
                        yfsm <= s5;
ELSE
     -
                          current_state <= "0110";
yfsm <= s6;</pre>
79
80
81
                        END IF;
                    WHEN s6 =>
82
                            IF data_in = '0' THEN
  83
        current_state <= "0110";
  84
       1
  85
                                yfsm <= s6;
                            ELSE
  86
                                current_state <= "0111";
  87
  88
                               yfsm <= s7;
                            END IF;
  89
                        WHEN s7 =>
  90
                            IF data_in = '0' THEN
  91
        92
                                current_state <= "0111";
        上点
  93
                                yfsm <= s7;
                            ELSE
  94
  95
                                current_state <= "1000";
  96
                               yfsm <= s8;
  97
                            END IF;
                        WHEN s8 =>
  98
  99
        ---
                            IF data_in = '0' THEN
                                current_state <= "1000";
 100
 101
                                yfsm <= s1;
                            ELSE
 102
 103
                                current_state <= "0000";
 104
                               yfsm <= s0;
                            END IF;
 105
 106
                     END CASE;
 107
                 END IF;
 108
 109
                 END IF;
```

```
110
           END PROCESS;
111
112
         -implement the moore or mealy logic here
113
          PROCESS (yfsm, data_in) -- IF REQUIRED
114
      115
            BEGIN
116
117
               CASE yfsm IS
      118
119
                 WHEN s0 =>
                    IF data_in = '0' THEN
120
                           student_id <= "0101";
121
      F
122
123
                           student_id <= "00000";
124
                    END IF;
125
                 WHEN s1 =>
                          data_in = '0' THEN
126
                   IF
      student_id <= "0000";
127
                    ELSE
128
                           student_id <= "0001";
129
130
                    END IF;
131
                 WHEN s2 =>
132
     白上白
                            data_in = '0' THEN
133
                           student_id <= "0001";
134
                           student_id <= "0000";
135
                    END IF;
136
                WHEN s3 =>
137
                   IF data_in = '0' THEN
138
      student_id <= "0000";
139
      上
                   ELSE
140
141
                         student_id <= "0100";
142
                   END IF:
                WHEN s4 =>
      山上
144
                   IF
                         data_in = '0' THEN
145
                         student_id <= "0100";
                   ELSE
146
                         student_id <= "0000";
147
                   END IF:
148
149
                WHEN s5 =>
150
                   IF
                         data_in = '0' THEN
      \dot{\Box}
151
                         student_id <= "0000";
      占
                   ELSE
153
                         student_id <= "0010";
                   END IF:
154
                WHEN s6 =>
155
                   IF data_in = '0' THEN
156
      student_id <= "0010";
157
158
                         student_id <= "0000";
                   END IF;
161
                WHEN s7 =>
      data_in = '0' THEN
162
                  IF
163
                         student_id <= "0000";
    164
                      ELSE
                             student_id <= "1001";
    165
    166
                      END IF;
                   WHEN s8 =>
                      IF data_in = '0' THEN
    student_id <= "1001";</pre>
    168
    169
                      ELSE
    170
    171
                             student_id <= "0101";
                       END IF;
                END CASE:
    173
    174
              END PROCESS:
    175
           END fsm;
```

2.3.2: VHDL code C: The VHDL code for the required FSM machine that is designed using the Mealy FSM. The states change from 0 to 8.

	Name	0 ps	20.0 ns	40.0 ns	60.0 ns	80.0 ns	100.0 ns	120,0 ns	140.0 ns	160.0 ns
	Name	0 ps								
<u>is</u> _	clk									
84	⊕ current_state	0000	0001	0010	0011	0100	0101	0110	0111	1000
in_	- data_in									
in_	reset									
eut	⊕ student_id	0000	0001	0000	0100	0000	0010	0000	1001	0101
34		0000	0001	0000	0100	0000	0010	0000	1001	010

2.3.3: Waveform C: A waveform of the Mealy FSM. An example of the above mealy FSM design. The data_in = 1, the mealy machine refers to the next state, which is s1 and the student digit is s1 = 0 when data in =1.

2.4 4-to-16 Decoder:

A 4-to-16 decoder receives a 4-bit binary number that is utilized to output one piece of information, a 16-bit binary number for this case. There are sixteen possible outputs that are executed one at a time depending on the 4-bit input. For this experiment, these inputs represent an output which is then reported to the ALU that executes the operations. The 4-to-16 decoder will receive a state that the FSM is representing at a particular time, the decoder will then output a 16-bit binary number that is then sent to the ALU to manage. An Enable pin enables the decoder to be turned on and off. The decoder will only output information if the Enable is on.



2.4.1: Block symbol D: A block symbol of a 4-to-16 decoder.

		Name	Value at 0 ps	0 ps 10	· · · · · · · · · · · · · · · · · · ·		.0 ns 40	.0 ns 50	0 ns 60.0 ns
is	_	En	B 0						
in	<u>.</u>	- w	B 0000	0000	0001	0010	0011	0100	0101
Qu	ş .	ŀΥ	В 00000	0000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000010000	000000000100000

2.4.2: Waveform D part 1: A waveform of a 4-to-16 decoder for the first 6 macrocodes.

	Nam	lue [0.0 ns 20	0.0 ns 30.	0 ns 40.	0 ns 50.	0 ns 60.	0 ns 70.0 r
B	En		Ц						
is	⊕ w	k	0110	0111	1000	1001	1010	1011	1100
out	±-Y	k	0000000001000000	000000010000000	0000000100000000	0000001000000000	0000010000000000	0000100000000000	0001000000000000

2.4.2: Waveform D part 2: A waveform of a 4-to-16 decoder for the next 7 macrocodes.

	Name	Value at 0 ps	0 ps 0 ps	10.0) ns 2	20.0	ns 30.	.0 ns	40.0
in_	En	B 1							\neg
in	±- w	B 1100	11	100	1101	\equiv X	1110	1111	\rightarrow X
***	±-Y	B 00010	00010000	000000000	001000000000000000	0 X	01000000000000000	10000000000000	00 X

2.4.2: Waveform D part 3: A waveform of a 4-to-15 decoder for the last 4 macrocodes.

```
LIBRARY ieee ;
      USE ieee.std_logic_1164.all ;
    ENTITY decod4to16 IS
       PORT (w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
En : IN STD_LOGIC;
 5
 6
               Y : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)) ;
 8
     END decod4to16;
9
10
    ARCHITECTURE Behavior OF decod4to16 IS
11
         SIGNAL Enw : STD_LOGIC_VECTOR (4 DOWNTO 0) ;
12
    BEGIN
13
14
          Enw <= En & w ;
15
         WITH Enw SELECT
                  "000000000000000001" WHEN "10000",
16
                  "0000000000000000010" WHEN "10001",
17
                  "000000000000000100" WHEN "10010",
18
19
                  "000000000000001000" WHEN "10011",
                  "00000000000010000" WHEN "10100",
20
                  "0000000000100000" WHEN "10101",
21
22
                  "00000000010000000" WHEN "10110",
                  "00000000100000000" WHEN "11000",
23
                  "00000001000000000" WHEN "11001",
24
25
                  "00000010000000000" WHEN "11010",
                  "00000100000000000" WHEN "11011",
26
                  "0000100000000000" WHEN "11100",
27
                  "0001000000000000" WHEN "11101",
28
                    "0010000000000000" WHEN "11110",
 29
                    "01000000000000000" WHEN "11111",
 30
 31
 32
                    "00000000000000000" WHEN OTHERS;
 33
 34
       END Behavior ;
```

2.4.3: VHDL code D: a VHDL code for a 4-to-16 decoder.

ALU_1


An ALU is a processing unit that handles mathematical calculations. For this lab experiment, the ALU component receives two types of information, first, two 8-bit numbers from the two latches, pin A[7..0] and pin B[7..0], and second, a 16-bit microcode from the 4-to-16 decoder. The decoder will receive a value from the FSM and send the 16-bit microcode command associated with the current state to the ALU. Inside the ALU code prompt, there are operations defined under each microcode; the operation is executed each time a microcode is received. Furthermore, once the ALU receives a microcode, the operation is applied to the two 8-bit numbers from the latches. The result, also an 8-bit number, stores the number inside two arrays, R1[3..0] and R2[3..0]; R1 stores the lower 4-

bits and R2 stores the higher 4-bits of the result. Regarding the pins on the block diagram: the input pins A[7..0] and B[7..0] are the two 8-bit numbers received from the two latches, pin OP[15..0] is the 16-bit number sent from the decoder, and the Clock pin allows ALU to move onto the next cycle of the microcode, and the output pins, Neg will be utilized to display a negative sign if the result is a negative number, and finally, pins R1[3..0] and R2[3..0] will store the 8-bit result executed from the ALU operation. This result is then sent to the seven-segment display that will display the binary or hexadecimal number on the display, observed on the waveform.

Function #	Microcode	Boolean Operation / Function
1	000000000000000001	sum(A, B)
2	000000000000000000000000000000000000000	diff(A , B)
3	0000000000000100	Ā
4	000000000001000	$\overline{A \cdot B}$
5	000000000010000	$\overline{A+B}$
6	000000000100000	A·B
7	000000001000000	$A \oplus B$
8	000000010000000	A + B
9	000000100000000	$\overline{A \oplus B}$


Table 1. ALU Core Operations for Problem 1


3.1.1: Problem 1



3.1.2: Block symbol 1.1: a block symbol of the ALU component with operations integrated concerning Table 1.







3.1.3: Waveform 1.1: A waveform of the ALU component only.

```
LIBRARY ieee;
      USE ieee.STD_LOGIC_1164.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
 2
 3
      USE ieee.NUMERIC_STD.all;
    ENTITY Problem2d IS
 6
                      : IN UNSIGNED (7 DOWNTO 0); -- 8 bit inputs from latches A and B
    PORT (A, B
 8
          Clock
                      : IN STD_LOGIC; -- input clock signal
           student_id : IN UNSIGNED(3 DOWNTO 0); -- 4 bit student ID from FSM
 9
10
          OP
                      : IN UNSIGNED(15 DOWNTO 0); --16-bit selector for Operation from Decoder
11
                      : OUT STD_LOGIC; -- is the result negative? set -ve output
12
                      : OUT UNSIGNED (3 DOWNTO 0); -- lower 4-bits of 8-bit Result Outout
13
                      : OUT UNSIGNED (3 DOWNTO 0)); --higher 4-bits of 8-bits Result Output
14
15
      END Problem2d;
16
    ■ARCHITECTURE calculation OF Problem2d IS -- temporary signal declarations
17
18
      SIGNAL Reg1, Reg2, Result : UNSIGNED (7 DOWNTO 0) := (OTHERS => '0');
19
      SIGNAL Reg4 : UNSIGNED (0 TO 7);
20
21
22
    BEGIN
23
24
      Reg1 <= A; --temporary store A in Reg1 local variable
25
      Reg2 <= B; --temporary store B in Reg2 local variable
26
    PROCESS (Clock, OP)
27
    BEGIN
28
```


```
29
         IF (rising_edge (Clock)) THEN --Do calculation @ positive edge of clock cycle
    CASE OP IS
30
    31
                WHEN "00000000000000001" =>
32
33
               -- Shift A to right by two bits, input bit =1 (SHR)
34
                  Result <= Reg1 sr1 2;
35
               WHEN "0000000000000010" =>
36
37
                --Produce the difference of A and B and then increment by 4
38
                     Result <= (Reg1 - Reg2) + 4;
                   IF (Result < 0) THEN
39
                     Neg <= '1';
40
    占
                   ELSE Neg <= '0';
41
42
                   END IF;
43
                WHEN "0000000000000100" =>
44
                --Find the greater value of A and B and produce the results (Max(A,B))
45
46
    IF (Reg1 > Reg2) THEN
47
                     Result <= Reg1;
48
                   ELSE Result <= Reg2;
                   END IF;
49
50
51
                WHEN "000000000001000" =>
               --Swap the upper 4 bits of A by the lower 4 bits of B
Result(7 DOWNTO 4) <= Reg2(3 DOWNTO 0);
52
53
                   Result (3 DOWNTO 0) <= Reg1 (3 DOWNTO 0);
54
55
                          --Do boolean NOR
         57
                             Result <= Reg1 NOR Reg2;
         58
         59
                          WHEN "000000000100000" =>
         60
                          --Do boolean AND
         61
                             Result <= Reg1 AND Reg2;
         62
         63
                          WHEN "0000000001000000" =>
         64
                          --Do boolean XOR
         65
                             Result <= Reg1 XOR Reg2;
         66
                          WHEN "0000000010000000" =>
         67
                             --Do boolean OR
Result <= Reg1 OR Reg2;
         68
         69
         70
         71
                          WHEN "0000000100000000" =>
         72
                          --Do boolean XNOR
         73
                            Result <= Reg1 XNOR Reg2;
         74
         75
                          WHEN OTHERS =>
         76
                          --Don't care , do nothing
         77
                      END CASE;
         78
                   END IF;
         79
         80
                 END PROCESS;
         81
         82
                 R1 <= Result(3 DOWNTO 0); -- Since the output seven segment can
                R2 <= Result(7 DOWNTO 4); -- Only 4-bits, split the 8-bit two 4-bits
         83
         84
             END calculation;
        85
```

```
LIBRARY ieee;
     USE ieee.std_logic_1164.all;
    ENTITY ssegl IS
    PORT ( bcd :IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                leds :OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
                neg : IN STD_LOGIC;
                neg_leds : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)
10
11
      end ssegl;
12
13
    ■ARCHITECTURE Behavior OF sseg1 IS
14
    BEGIN
15
        PROCESS (bcd, neg)
    BEGIN
        IF (neg = '0') THEN
17
    18
            neg_leds <= "00000000";
19
            CASE bcd IS
                                     --abcdefg
    Ė
               WHEN "0000" => leds <= "11111110"; --0
20
               WHEN "0001" => leds <= "0110000"; --1
21
               WHEN "0010" => leds <= "1101101"; --2
22
               WHEN "0011" => leds <= "1111001";--3
23
               WHEN "0100" => leds <= "0110011";--4
24
               WHEN "0101" => leds <= "1011011";--5
25
               WHEN "0110" => leds <= "10111111"; --6
26
27
               WHEN "0111" => leds <= "1110000"; --7
               WHEN "1000" => leds <= "11111111"; --8
28
```


2.4.4: VHDL code 1.1: A VHDL code for the ALU design.

```
29
                WHEN "1001" => leds <= "1111011"; --9
30
                WHEN "1010" => leds <= "1110111"; --A
               WHEN "1011" => leds <= "0011111"; --B
31
               WHEN "1100" => leds <= "1001110"; --C
32
33
               WHEN "1101" => leds <= "0111101"; --D
                WHEN "1110" => leds <= "1001111"; --E
34
35
               WHEN "1111" => leds <= "1000111"; --F
               WHEN OTHERS => leds <= "----";
36
37
            END CASE;
38
39
     ELSE
                          neg_leds <= "0000001";
40
    41
            CASE bcd IS
               WHEN "0000" => leds <= "11111110"; --0
42
43
               WHEN "0001" => leds <= "0110000"; --1
               WHEN "0010" => leds <= "1101101";--2
44
               WHEN "0011" => leds <= "1111001"; --3
45
               WHEN "0100" => leds <= "0110011"; --4
46
               WHEN "0101" => leds <= "1001011"; --5
47
               WHEN "0110" => leds <= "1011111";--6
48
               WHEN "0111" => leds <= "1110000"; --7
49
50
               WHEN "1000" => leds <= "11111111"; --8
               WHEN "1001" => leds <= "1111011"; --9
51
               WHEN "1010" => leds <= "1110111"; --A
52
               WHEN "1011" => leds <= "00111111"; --B
53
54
               WHEN "1100" => leds <= "1001110"; --C
               WHEN "1101" => leds <= "0111101"; --D
55
                 WHEN "1110" => leds <= "1001111"; --E
56
                 WHEN "1111" => leds <= "1000111"; --F
57
                 WHEN OTHERS => leds <= "----";
58
59
                 END CASE;
60
          END IF:
61
        END PROCESS;
      END Behavior;
62
```

3.1.5: VHDL code 1.2: A VHDL code for the seven-segment display.



3.1.6: Block Diagram 1: The final block diagram of the GPU design.



3.1.7: Waveform 1.2: A waveform of the final GPU design.

ALU 2


The second ALU design executes mathematic operations based on a 16-bit input as well. This ALU2 design will receive two 8-bit inputs from the latches as well and a 16-bit microcode from the 4-to-16 decoder. The decoder receives a current state from the FSM and the decoder associates that current state binary value with the 16-bit microcode inside the decoder code. The decoder will send this microcode to the ALU to handle the rest of the execution process. Once the ALU receives the microcode, it will run the mathematical operation linked to that microcode. The operation will be applied to the two 8-bit binary numbers that are temporarily stores in the latches. The result will be an 8-bit number that will be split into two arrays. The pins containing the ALU block symbol are: the input pins A[7..0] and B[7..0] are the two 8-bit numbers obtained from the latches, pin OP[15..0] will send the microcode from the decoder, and the Clock symbol will allow the ALU to move onto the next cycle, and the output pins, R1[3..0] and R2[3..0] will contain the result that is split into two arrays. R1[3..0] contains the lower 4-bits of the result and R2[3..0] contain the

higher 4-bits. This result will be displayed on the seven-segment display as either a binary or a hexadecimal representation of the student ID number, observed on the waveform.

d)

Function #	Operation / Function
1	Shift A to right by two bits, input bit = 1 (SHR)
2	Produce the difference of A and B and then increment by 4
3	Find the greater value of A and B and produce the results ($Max(A,B)$)
4	Swap the upper 4 bits of A by the lower 4 bits of B
5	Increment A by 1
6	Produce the result of ANDing A and B
7	Invert the upper four bits of A
8	Rotate B to left by 3 bits (ROL)
9	Show null on the output


3.2.1: Table 2: a table of operations integrated for this ALU design.



3.2.2: Block symbol 2.1: A block symbol of the ALU component for problem 2.



Figure 2.1: A table of the pins utilized on the waveform of ALU.



3.2.3: Waveform 2.1: A waveform of the ALU design concerning Table 2.

```
LIBRARY 1eee;
USE ieee.STD_LOGIC_1164.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
USE ieee.NUMERIC_STD.all;
         □ENTITY Problem2d IS
□PORT(A,B : IN
                                  : IN UNSIGNED (7 DOWNTO 0); -- 8 bit inputs from latches A and B
                  Clock
                                   : IN STD_LOGIC; -- input clock signal
: IN UNSIGNED(3 DOWNTO 0); -- 4 bit student ID from FSM
                  student_id :
                                   : IN UNSIGNED(15 DOWNTO 0); --16-bit selector for Operation from Decoder : OUT STD_LOGIC; -- is the result negative? set -ve output
  10
11
                  OP
                  Neg
  12
13
                  R1
                                   : OUT UNSIGNED (3 DOWNTO 0); --lower 4-bits of 8-bit Result Outout : OUT UNSIGNED (3 DOWNTO 0)); --higher 4-bits of 8-bits Result Output
                  R2
  14
15
           END Problem2d;
         ■ARCHITECTURE calculation OF Problem2d IS -- temporary signal declarations
            SIGNAL Reg1, Reg2, Result : UNSIGNED (7 DOWNTO 0) := (OTHERS => '0');
SIGNAL Reg4 : UNSIGNED (0 TO 7);
  19
  21
  22
         BEGIN
  23
  24
            Reg1 <= A; --temporary store A in Reg1 local variable
Reg2 <= B; --temporary store B in Reg2 local variable
  25
26
  27
28
         PROCESS (Clock, OP)
      IF (rising_edge(Clock)) THEN --Do calculation @ positive edge of clock cycle
30
                   CASE OP IS
                       WHEN "0000000000000001" =>
32
33
34
35
36
37
38
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
                       --Shift A to right by two bits, input bit =1 (SHR)
Result <= Reg1 srl 2;
                       WHEN "00000000000000010" =>
                      -Produce the difference of A and B and then increment by 4

IF (Reg1 < Reg2) THEN

Result <= (Reg1 - Reg2) + 4;

Neg <= '1';
       ₽
       þ
                       Result <= (Reg1 + Reg2 ) + 4;
Neg <= '0';
END IF;
                       -Find the greater value of A and B and produce the results (Max(A,B))
IF Reg1 > Reg2 THEN
Result <= Reg1;
ELSE Result <= Reg2;
       自十日上
                           END IF;
Neg <='0';
                       WHEN "000000000001000" =>
55
                        --Swap the upper 4 bits of A by the lower 4 bits of B
```


```
WHEN "000000000010000" =>
                   --Increment A by 1
Result <= Reg1 + 1;
59
                   WHEN "000000000100000" =>
                   --Produce the results of ANDing A and B
Result <= Reg1 AND Reg2;
61
63
                   WHEN "0000000001000000" =>
                   --Invert the upper four bits of A
Result(0) <= Reg1(0);
66
                       Result(1) <= Reg1(1);
68
                       Result(2) <= Reg1(2);
69
                       Result (3) <= Reg1 (3);
70
71
                       Result (4) <= NOT Reg1 (4);
Result (5) <= NOT Reg2 (5);
72
73
74
                       Result(6) <= NOT Reg2(6);
Result(7) <= NOT Reg2(7);
75
76
                   WHEN "00000000100000000" =>
                         --Rotate B to left by 3 bits (ROL)
77
78
                       Result <= Reg2 ROL 3;
79
                   WHEN "0000000100000000" =>
                   --Show null on the output
80
                       Result <= NULL;
83
                     WHEN OTHERS =>
84
                     --Don't care , do nothing
85
                END CASE;
86
            END IF;
87
       END PROCESS;
88
89
         R1 <= Result(3 DOWNTO 0); --Since the output seven segment can
R2 <= Result(7 DOWNTO 4); -- Only 4-bits, split the 8-bit two 4-bits
90
       END calculation;
93
```

3.2.4: VHDL code 2.1: A VHDL code for the ALU design concerning problem 2.

```
LIBRARY ieee;
      USE ieee.std_logic_1164.all;
    ENTITY ssegl IS
       PORT ( bcd : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
     leds :OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
                 neg : IN STD_LOGIC;
                 neg_leds : OUT STD_LOGIC_VECTOR(6 DOWNTO 0)
 8
                );
9
10
      end sseg1;
11
12
13
    ARCHITECTURE Behavior OF sseg1 IS
14
    BEGIN
15
         PROCESS (bcd, neg)
    16
          BEGIN
17
          IF (neg = '0') THEN
    Ė
18
             neg_leds <= "00000000";
    19
             CASE bcd IS
                                         --abcdefg
                 WHEN "0000" => leds <= "11111110"; --0
20
                WHEN "0000" => leds <= "0110000";--1
WHEN "0010" => leds <= "1101101";--2
21
22
                WHEN "0011" => leds <= "1111001";--3
23
                 WHEN "0100" => leds <= "0110011"; --4
24
                 WHEN "0101" => leds <= "1011011";--5
25
                WHEN "0110" => leds <= "1011111";--6
WHEN "0111" => leds <= "1110000";--7
26
27
28
                 WHEN "1000" => leds <= "11111111"; --8
```

```
WHEN "1001" => leds <= "1111011"; --9
29
                WHEN "1010" => leds <= "1110111"; --A
30
31
                WHEN "1011" => leds <= "00111111"; --B
                WHEN "1100" => leds <= "1001110"; --C
32
                WHEN "1101" => leds <= "0111101"; --D
33
                WHEN "1110" => leds <= "1001111"; --E
34
                WHEN "1111" => leds <= "1000111"; --F
35
                WHEN OTHERS => leds <= "--
36
             END CASE;
37
38
39
          ELSE
     40
                           neg_leds <= "0000001";
41
             CASE bcd IS
                WHEN "0000" => leds <= "11111110";--0
42
43
                WHEN "0001" => leds <= "0110000"; --1
44
                WHEN "0010" => leds <= "1101101"; --2
45
                WHEN "0011" => leds <= "1111001"; --3
                WHEN "0100" => leds <= "0110011"; --4
46
                WHEN "0101" => leds <= "1001011"; --5
47
48
                WHEN "0110" => leds <= "10111111"; --6
                WHEN "0111" => leds <= "1110000"; --7
49
                WHEN "1000" => leds <= "11111111"; --8
50
51
                WHEN "1001" =>
                               leds <= "1111011"; --9
                WHEN "1010" => leds <= "1110111"; -- A
52
                WHEN "1011" => leds <= "00111111"; --B
53
                WHEN "1100" => leds <= "1001110"; --C
54
55
                WHEN "1101" => leds <= "0111101"; --D
                 WHEN "1110" => leds <= "1001111"; --E
56
                 WHEN "1111" => leds <= "1000111"; --F
57
58
                 WHEN OTHERS => leds <= "----";
59
                 END CASE;
60
          END IF;
       END PROCESS;
61
      END Behavior;
62
```


3.2.5: VHDL code 2.2: A VHDL code for the seven-segment display.



3.2.6: Block diagram 2: A block diagram of the second GPU design.

	Name
is.	⊞ -A
	⊞ · B
in_	Clock
is.	data_in
in	En_decoder
in	FSM_reset
34	■ R_first_four
**	■ R_last_four
ish	Reset_A
ib	Reset_B
8	⊞ Sign
**	⊕ student_ID

3.2.7 Figure 2.2: A table of the input/output pins utilized for the next waveform.



3.2.8 : Waveform 2.2: A waveform of the second GPU design.


ALU_3

The following ALU design is dependent on the input student ID number. The ALU receives a 16-bit microcode from the 4-to-16 decoder and an 8-bit student ID number; this student ID is obtained from the FSM component. The 16-bit microcode decides which operation will be executed by the ALU. For this specific case of the ALU design, each microcode will assess the same condition for each microcode received. If the student ID is odd, then the output will be 'y' and if the student ID is even then the output will be 'n'. The even or odd number is determined via a modulus operator, if the remainder of any number divided by an even number is 0 then the input is an even number and odd when remainder equals 1. The seven-segment will display this output as either 'y' or 'n'. Furthermore, ALU will receive a microcode each time the component is clocked, the decoder will receive the state that the FSM is in and send the microcode to the ALU to execute the operations. The result will be either '0000 0000' if the ID is odd or '0000 0001' if the ID is even. The result will be stored in an array of 4-bits. This is

because the higher 4-bits are the same for both results, it would not be useful to store those values, thus, only the lower 4-bits will be stored inside an array, pin R1[3..0]. This result will be assessed by the seven-segment display and the final output will be displayed on the seven-segment display as either 'y' or 'n'. The pins utilized for this ALU design; the input pins are student_id[3..0] which is obtained from the FSM (resides in the control unit), pin OP[15..0] is the microcode received from the 4-to-16 bit decoder(resides in the control unit), and Clock will allow the ALU to move onto the next cycle, and the only output pin utilized is R1[3..0] that contains the lower 4-bits of the result. Contrary to the previous two ALU designs that utilized two arrays to display the output, only the lower 4-bits from the result will be assessed further. The higher 4-bits could be ignored as they are identical. In fact, only the lower 2-bits are assessed in this experiment but keeping the first array (R1[3..0]) is useful to prevent any extra adjustments to the seven-segment code.

b) For each microcode instruction, display 'y' if the FSM output (**student_id**) is even and 'n' otherwise

3.3.1: Figure 3.1: Problem 3.



3.3.2: Block Symbol 3: A block symbol of the third ALU component.





Table 3.1: A table of pins utilized for the ALU waveform.



3.3.3: Waveform 3.1: A waveform for the ALU design concerned with Problem 3.

```
USE ieee.STD_LOGIC_UNSIGNED.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
USE ieee.NUMERIC_STD.all;
                       : IN UNSIGNED(7 DOWNTO 0); -- 8 bit inputs from latches A and B
: IN STD_LOGIC; -- input clock signal
      ENTITY Problem3b IS
      PORT (A, B
              Clock : IN STD_LOGIC; -- input clock signal

Student_id : IN UNSIGNED(3 DOWNTO 0); --16-bit selector for Operation from Decoder

R1 : OUT UNSIGNED(3 DOWNTO 0); --16-bit selector for Speration from Decoder


R1 : OUT UNSIGNED(3 DOWNTO 0)); --Lower 4-bits of 8-bit Result Outout
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
       END Problem3b;
      ■ARCHITECTURE calculation OF Problem3b IS -- temporary signal declarations
        SIGNAL Reg1, Reg2, Result : UNSIGNED (7 DOWNTO 0) := (OTHERS => '0');
SIGNAL Reg4 : UNSIGNED (0 TO 7);
      BEGIN
      □PROCESS (Clock,OP)
| BEGIN
□ IF (rising_edge
□ CASE OP IS
25
26
27
28
            IF(rising_edge(Clock)) THEN --Do calculation @ positive edge of clock cycle CASE OP IS
                      WHEN "0000000000000001" =>
    29
                                 IF (student_id MOD 2) = 0 THEN
                                     Result <= "00000000"; --Y
    31
    32
           33
34
35
                                 Result <= "00000001"; --N
END IF;
                            36
37
38
39
           40
           41
42
                                     Result <= "00000001"; --N
                                 END IF;
    43
                            WHEN "0000000000000100" =>
    44
45
                                 IF (student_id MOD 2) = 0 THEN
           ₽
    46
47
48
                                     Result <= "00000000"; --Y
           Result <= "00000001"; --N
    49
50
                                 END IF;
    51
52
                            WHEN "000000000001000" =>
                                 IF (student_id MOD 2) = 0 THEN
    Result <= "000000000"; --Y</pre>
    53
           54
```

```
Result <= "00000001"; --N
                      END IF;
59
                  WHEN "000000000010000" =>
                      IF (student_id MOD 2) = 0 THEN
Result <= "000000000"; --Y</pre>
61
62
     63
64
                         Result <= "00000001"; --N
65
                      END IF;
66
67
                  WHEN "0000000000100000" =>
    IF (student_id MOD 2) = 0 THEN
        Result <= "00000000"; --Y</pre>
68
69
     70
71
72
     占
73
74
                         Result <= "00000001"; --N
                      END IF:
75
76
                  WHEN "000000001000000" =>
77
                      IF (student_id MOD 2) = 0 THEN
     78
                         Result <= "00000000"; --Y
     79
80
81
                         Result <= "00000001"; --N
                      END IF;
82
   83
   84
85
                     WHEN "0000000010000000" =>
                        IF (student_id MOD 2) = 0 THEN
    Result <= "00000000"; --Y</pre>
   86
87
88
89
90
91
        T
                         ELSE
                            Result <= "00000001"; --N
                         END IF;
   92
93
94
95
96
97
98
99
                     WHEN "0000000100000000" =>
                        IF (student_id MOD 2) = 0 THEN
        Result <= "00000000"; --Y
                            Result <= "00000001"; --N
                         END IF;
  100
                     WHEN OTHERS =>
  101
                      --Don't care ,do nothing
  102
  104
              END IF;
  105
           END PROCESS;
  106
  107
           R1 <= Result(3 DOWNTO 0);
  108
  109
         END calculation;
  110
```


3.3.4: VHDL code 3.1: A VHDL code for the ALU component regarding problem 3.

```
LIBRARY ieee;
       USE ieee.std_logic_1164.all;
 3
    ENTITY sseg_prob3b IS
          PORT ( bcd :IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                 leds :OUT STD_LOGIC_VECTOR(6 DOWNTO 0)
       end sseg_prob3b;
10
    ARCHITECTURE Behavior OF sseg_prob3b IS
11
    BEGIN
12
13
          PROCESS (bcd)
    14
          BEGIN
15
16
             CASE bcd IS
                                         --abcdefg
                WHEN "0000" => leds <= "0111011"; --y
WHEN "0001" => leds <= "1110110"; --N
17
18
19
                WHEN OTHERS => leds <= "----";
20
          END CASE;
21
       END PROCESS;
       END Behavior;
```

3.3.5: VHDL code 3.3: A VHDL code for the seven-segment display regarding Problem 3.



3.3.6: Block Diagram 3.1: A block diagram of the GPU design concerned with Problem 3.



3.3.7: Waveform 3.2: A waveform of the GPU design.

CONCLUSION

A Central Processing Unit (CPU) is a key component within every computer system. It is known as the brain of a computer system. A CPU is a computer's control unit that receives information, chooses operations to be executed related to that information and sends the result of that operation as an output. Within the CPU, there is a General-Purpose Processing Unit (GPU) that handles all mathematical operations for the CPU. The GPU receives information which it then associates with a microcode that executes a particular operation and outputs a result. There are three different ALU designs involved in this experiment, the 1st and the 2nd ALU design involves mathematical operation being applied to two 8-bit binary numbers and the result outputs an 8-bit result, the 3rd ALU design checks whether the input 8-bit number is even or odd and the result determined using a mathematical operation as well. First the two 8-bit numbers are stored in a storage element, a latch for this experiment, which is sent to the ALU, the ALU receives a second input from the control unit, a microcode. This microcode decides which operation is to be executed by the ALU design. The result is sent to the seven-segment display, which is then associated with a binary-to-decimal or hexadecimal representation of the binary output result. The result of the performed operation is then displayed on a seven-segment display.

The goal of designing a simple GPU design was successful as the waveforms of all ALU designs display the expected output on the waveforms. All waveforms display a seven-segment display output represents the decimal or hexadecimal representation of binary representation of the result.