The Simplified Instructional Computer (SIC)

- SIC comes in two versions
 - The standard model
 - An XE version "extra equipments", "extra expensive"
- These two versions has been designed to be upward compatible
- An object program for the standard SIC will also execute properly on a SIC/XE system

SIC Machine Architecture

Memory

- 1 byte = 8-bit
- 1 word=3 consecutive bytes
- A word (3 bytes) $32768 = 2^{15}$ bytes
- Addressed by the location of their lowest numbered byte
- Total 32,768 (2^15) bytes
- Memory is byte addressable

SIC does not have any stack.

It uses the linkage register to store the return address.

It is difficult to write the recursive program.

A programmer has to maintain memory

Registers - Five registers (24 bits in length

Mnemonic	Number	Special use for return addresses when we write more than one layer of function call.		
Α	0	Accumulator - used for arithmetic operations		
X	1	Index Register- used for addressing		
L	2	Linkage register- the Jump to Subroutine (JSUB) instruction stores the return address in this register		
PC	8	Program Counter - contains the address of the next instruction to be fetched for execution		
SW	9	Status Word - contains a variety of information, including a Condition Code (CC)		

SIC Machine Architecture

- Data Formats
 - Integers: stored as 24-bit binary numbers;

2's complement representation is used for negative values

- Characters: stored as 8-bit ASCII codes
- No floating-point hardware
- Instruction Formats standard version of SIQ

$$N \Leftrightarrow 2^n - N$$

Eg: if $n = 4, -1 \Leftrightarrow 2^4 - 1 = (1111)2$.

8	1	15
opcode	X	address


The flag bit x is used to indicate *indexed-addressing* mode

- Addressing Modes
 - There are two addressing modes available
 - Indicated by the setting of x bit in the instruction


Mode	Indication	Target address calculation
Direct	x=0	TA=address
Indexed	x=1	TA=address+(X)


(): the contents of a register or a memory location

Find EA corresponding to following instructions. Assume (X)= 2500 1) 3A6452 2) 92B800 3) 777777



Find EA corresponding to following instructions. Assume (X)= 2500 1) 3A6452 2) 92B800 3) 777777





Load and Store Instructions

MNEMONIC	OPERAND	OPCODE	EXPLANATION
LDA	M	00	A = M
LDCH	M	50	A[RMB] = [RMB]
LDL	M	08	L = M
LDX	M	04	X = M
STA	M	0C	M = A
STCH	M	54	M[RMB] = A[RMB]
STL	M	14	M = L
STSW	M	E8	M = SW
STX	M	10	M = X

Notations used

A - Accumulator M - Memory CC - Condition Code PC - Program Counter RMB - Right Most Byte L - Linkage Register

Arithmetic and Logical Instruction

MNEMONIC	OPERAND	OPCODE	EXPLANATION	
ADD	М	18	A = A + M	
SUB	M	1C	A = A - M	
MUL	М	20	A = A * M	
DIV	M	24	A = A / M	
Logical Instruction				
AND	M	40	A = A AND M	
OR	M	44	A = A OR M	
Compare Instruction				

СОМР	M	28	compares A and M	Looping (TIX)
TIX	M	2C	X = X + 1; compare X with M	– (X)=(X)+1– compare with operand– set CC
30100				

Notations used

- Accumulator M - Memory CC - Condition Code - Program Counter

RMR - Right Most Rute I - Linkage Register

Jump Instructions

January 1113 Cratter 113				
EXPLANATION	OPCODE	OPERAND	MNEMONIC	
PC = M	3C	M	J	
if CC set to =, PC = M	30	M	JEQ	
if CC set to >, PC = M	34	M	JGT	

Subroutine handling Instructions

A - Accumulator M - Memory CC - Condition Code

PC - Program Counter RMB - Right Most Byte L - Linkage Register

if CC set to <, PC = M

L = PC ; PC = M

PC = L

JLT

JSUB

RSUB

Notations used

M

M

38

48

4C

I/O instructions

MNEMONIC	OPERAND	OPCODE	EXPLANATION
TD	М	EO	test device specified by M
WD	М	DC	device specified by M[RMB] = S[RMB]
RD	М	D8	A[RMB] = data specified by M[RMB]

I/O operation is performed by transferring 1 byte at a time from or to rightmost 8 bits of accumulator.

Each device has 8 bit unique code (Device Address)

There are 3 I/O instructions:

Test Device (TD) tests whether device is ready or not. Condition code in Status Word

Register is used for this purpose. If **CC** is < then device is ready otherwise device is busy.

Read data(RD) reads a byte from device and stores in register A.

Write data(WD) writes a byte from register A to the device.

Notations used

A - Accumulator M - Memory CC - Condition Code

PC - Program Counter RMB - Right Most Byte L - Linkage Register

Assembler Directives

Pseudo-Instructions

Not translated into machine instructions

Providing information to the assembler

START	Specify name and starting address for the program.
END	Indicate the end of the source program and (optionally) specify the first executable instruction in the program.
BYTE	Generate character or hexadecimal constant, occupying as many bytes as needed to represent the constant.
WORD	Generate one-word integer constant.
RESB	Reserve the indicated number of bytes for a data area.
RESW	Reserve the indicated number of words for a data area.

Syntax

Label START value
Label BYTE value
Label WORD value
Label RESB value
Label RESW value

Label: name of operand

value: integer, character

Eg. EOF BYTE C'EOF'
B1 BYTE X'4156'
FIVE WORD 5
DATA1 RESW 4
DATA2 RESB 5

	ADDRESS	MEMORY	
	0000		
	0001		
		:	
EOF	2A56	Е	1 BYTE FOR
	2A57	0	EACH CHARACT
	2A58	F	ER
	:	:	
FIVE	3000	05	
	3001	00	3
	3002	00	BYTES
	:	:	
DATA1	3100		3X4=
	:		BYTES
	310B		DITES
DATA1	310C		
	:		5 BYTES
	3110		B1123

Assume that to memory location named FIVE and CHARX contains data 5 and 'Z' respectively. Write sequence of statement to transfer content of location FIVE and CHARZ to location ALPHA and C1 respectively

	START	1000	
1000	LDA	FIVE	load 5 into A
1003	STA	ALPHA	store in ALPHA
1006	LDCH	CHARZ	load 'Z' into A
1009	STCH	C1	store in C1
100C	RSUB		

ALPHA	100F	RESW	1	reserve one word space
FIVE	1012	WORD	5	one word holding 5
CHARZ	1015	BYTE	C'Z'	one-byte constant
C1	1016	RESB	1	one-byte variable
	1017	END		

Arithmetic operations: BETA = ALPH +INCR-1

PG1	START		
0000	LDA	ALF	PH
0003	ADD	INC	CR
0006	SUB	ON	E
0009	STA	BE7	TA .
000C	RSUB		
000F ON	IE WORD	1	one-word constant
0012 ALI	PH RESW	1	one-word variables
0015 BE	TA RESW	1	
0018 INC	CR RESW	1	
001B	END		

To copy a 11 byte string from one location to another

	LDX	ZERO	Initiali	zes X to zero.
MOVECH	LDCH	STR1,X	X spec	cifies indexing.
	STCH	STR2,X		
	TIX	ELEVEN	Increment	ts X and compares with 11.
	JLT	MOVECH		
	RSUB			
STR1	BYTE	C'TEST ST	RING'	String constant.
STR2	RESB	11		
ELEVEN	WORD	11		
7FRO	WORD	0		

SUBROUTINE TO READ 100-BYTE RCORD

READ	START LDX TD JEQ RD STCH TIX JLT RSUB	1000 ZERO INDEV RLOOP INDEV RECORD,X K100 RLOOP	INITAILIZE INDEX REGISTER TO 0 TEST INPUT DEVICE LOOP IF DEVICE IS BUSY READ ONE BYTE INTO REGISTER A STORE DATA BYTE INTO RECORD ADD 1 TO INDEX AND COMPARE TO 100 LOOP IF INDEX IS LESS THAN 100 EXIT FROM SUBROUTINE
ZERO K100 INDEV RECORD	WORD WORD BYTE RESB END	0 100 X'F1' 100	INPUT DEVICE NUMBER 100-BYTE BUFFER FOR INPUT RECORD ONE-WORD CONSTANTS

	LDA	ZERO
	STA	INDEX
LOOP1	LDA	INDEX
	LDA	ALPHA,X
	ADD	BETA,X
	STA	GAMMA,X
	LDA	INDEX
	ADD	THREE
	STA	INDEX
	СОМР	D300
	JLT	LOOP1
	:	
INDEX	RESW	1
ZERO	WORD	0
D300	WORD	300
THREE	WORD	3

GAMMA(I)=ALPHA[I]+BETA[I]

ALPHA	RESW	100
BETA	RESW	100
GAMMA	RESW	100
	END	

SIC/XE

Memory

- Almost the same as that previously described for SIC
- However, 1 MB (2²⁰ bytes) maximum memory available

Byte organized WORD

Registers

More registers are provided by SIC/XE

iviole registers are provided by Sie/AL								
Mnemonic	Number	Special use						
В	3	Base register						
S	4	General working register						
T	5	General working register						
F	6	Floating-point accumulator (48 bits)						

Registers common to SIC and SIC/XE

Α	0
X	1
L	2
PC	8
SW	9

36

Data Formats

The same data format as the standard version

However, provide an addition 48-bit floating-point data type

- fraction: between 0 and 1
- exponent: Value between 0 to 2047
- sign: 0=positive, 1=negative

 $Value = (-1)^{S} 0.f * 2^{(exp-1024)}$

11

Instruction formats

Since the memory used by SIC/XE may be 2^20 bytes, the instruction format of SIC is not enough.

address

address

8

opcode

Solutions

Format 4 (4 bytes)

e = 1

- Use relative addressing
- Extend the address field to 20 bits

SIC/XE instruction formats

op

Format 1 (1 byte) op 8 4 Format 2 (2 bytes) r2 r1op 6 12 Format 3 (3 bytes) disp b p e op X e = 020

Addressing Modes

Base relative addressing - format 3 only

$$n = 1, i = 1, b=1, p=0$$

Program-counter relative addressing - format 3 only

$$n = 1, i = 1, b=0, p=1$$

Direct addressing - format 3 and 4

$$n = 1, i = 1, b = 0, p = 0$$

Indexed addressing - format 3 and 4

$$n = 1, i = 1, x = 1 \text{ or } n = 0, i = 0, x = 1$$

Immediate addressing - format 3 and 4

$$\mathbf{n} = \mathbf{0}$$
, $\mathbf{i} = \mathbf{1}$, $\mathbf{x} = \mathbf{0}$ // cannot combine with *indexed*

Indirect addressing - format 3 and 4

$$\mathbf{n} = \mathbf{1}, \mathbf{i} = \mathbf{0}, \mathbf{x} = 0$$
 // cannot combine with *indexed*

Simple addressing - format 3 and 4

$$n = 0, i = 0 \text{ or } n = 1, i = 1$$

□ Base Relative Addressing

n i x b p e
opcode 1 1 1 0 disp
n=1, i=1,
$$b=1$$
, $p=0$, TA=(B)+disp (0 \leq disp \leq 4095)

□ Program-Counter Relative Addressing

n=1, i=1,
$$b=0$$
, $p=1$, TA=(PC)+disp (-2048 \leq disp \leq 2047)

□ Direct Addressing

The target address is taken directly from the disp or address field

_	n	i	X	b	p	e	
opcode	1	1		0	0		disp/address

Format 3 (e=0): n=1, i=1,
$$b=0$$
, $p=0$, TA=disp (0 \leq disp \leq 4095)
Format 4 (e=1): n=1, i=1, $b=0$, $p=0$, TA=address

□ Indexed Addressing

■ The term (X) is added into the target address calculation

11.00	n	i	X	b	p	e	
opcode	1	1	1				disp/address

$$n=1, i=1, x=1$$

Ex. Direct Indexed Addressing

□ Immediate Addressing – no memory access

nixbpe

opcode 0 1 0 disp/address

n=0, i=1, x=0, operand=disp //format 3

n=0, i=1, x=0, operand=address //format 4

□ Indirect Addressing

nixbpe

opcode 1 0 0 disp/address

n=1, i=0, x=0, TA=(disp), operand = (TA) = ((disp))n=1, i=0, x=0, TA=(address), operand = (TA) = ((address))

□ Simple Addressing Mode

Format 3: i=1, n=1, TA=disp, operand = (disp)

Format 4: i=1, n=1, TA=address, operand = (address)

i=0, n=0, TA=b/p/e/disp (SIC standard)

- □ Equal with a special hardware feature to provide the upward compatibility
 - $\blacksquare \quad \text{If bits } n=i=0,$
 - □ Neither immediate nor indirect
 - □ A special case of *Simple Addressing*
 - Bits b, p, e are considered to be **part** of the address field of the instruction
 - Make Instruction Format 3 identical to the format used in SIC
 - Thus, provide the desired compatibility

Find EA corresponding to following instructions. Assume (X)= 2500 1) 17202D 2) 92B800 3) 777777

