

Portable Stimulus Standard Update PSS in the Real World

Accellera Portable Stimulus Working Group




Agenda

- Whare are we here? Tom Fitzpatrick, Siemens EDA
- Display Controller Example Matan Vax, Cadence Design Systems
- Memory & Cache Examples Adnan Hamid, Breker Verification Systems
- SoC Level Example Hillel Miller, Synopsys
- Summary: IP to SoC & Post-Silicon Tom Fitzpatrick, Siemens EDA






ASIC Biggest Functional Verification Challenge








Methodology Shifts Require New Thinking



- SystemVerilog brought a new approach to Verification
 - Standardized features from other proprietary languages
 - Directed testing → Constrained-Random




- C-R requires Functional Coverage to know what happened
- Needed narrow focus to build an Ecosystem





UVM Focused on How to Verify




- Primarily aimed at block level
- Modular reusable verification components
- Separate What from How
 - Composable Transaction-level sequences
 - Drivers/Monitors convert between transactions and signals
- Reuse abstract sequences with different agents
 - Sequences focus on What
 - Agents convert to protocol-specific How
- Each IP interface uses same approach





UVM Focused on How to Verify




- All tests/testbenches have same basic structure
- Horizontal Reuse
 - Same agent on different blocks with same interface






UVM Focused on How to Verify




- All tests/testbenches have same basic structure
- Horizontal Reuse
 - Same agent on different blocks with same interface
 - Block-level environments configured as components at next level
 - Block-level Sequences called from Virtual Sequences








Verification is a Moving Target



 Block-level testing does not scale to SoC



ASM:C == Gates:RTL == UVM:?






Can't reuse

UVM on CPU

SoC Verification With Embedded Processors

- Manually coded test usually in C
- No randomization for better coverage
- Manually coded IP libraries
 - No reuse from IPs
- Must procedurally model test space
 - Video data can come from various sources
 - There are N DMA channel
 - Graphics needs to power up before using it
 - Power management sequence





What If We Could Apply Automation to SoC Verification?

Single Specification – Multiple tests

 Formally describe test space to help tool generate tests conforming to system


constraints

Distributed test based on single specification

Reuse intent on processor

Automated partitioning and coordination

Constrained-random to find bugs at the scenario level








Stimulus at a Higher Level

- UVM Sequences define sets of transactions
 - Transaction contents randomized
 - Transaction flow not explicitly randomized
- Difficult to randomize between sequences




- Scenarios define sets of behaviors
 - Define critical verification intent
 - Define rules to support critical intent

 Simple PSS specification defines multiple scenarios **UART** Modem receive receive **DMA** mem Xfer copy Comp/ Decomp





Portable Stimulus Brings Constrained-Random to Scenario Generation



- PSS partial specification defines critical verification intent
 - Don't have to "code and hope"
 - More intuitive and straightforward than SV functional coverage
- Rules allow tool to infer additional actions
- Allows random generation of scenarios
 - Each guaranteed to be legal
 - Constrain specific actions
 - Constrain scheduling relationships between actions





Key Aspects of Portable Stimulus



Capture test intent



Partial scenario description



Composable scenarios



Formal representation of test space



Automated test generation



Target multiple implementations

Separate test intent

from implementation

High-coverage test generation across the verification process with much less effort






What is a Portable Stimulus Model?

The Abstract Model

What does it do



 How does it do what it does










So What's the Point?



Activity defines critical behaviors

- May define partial specification
- Tools will *infer* additional elements to complete the scenario

Other parts of the model define how behaviors interact

- Instantiated components define available actions
- Flow object bindings constrain inference choices
- Resources constrain scheduling options





The Rubber Meets the Road





The Abstract Model must be implemented on different targets



Atomic Actions → target code

• Target code modeled in *exec* blocks




Generator assembles target code according to Activity schedule






PSS Generalized Tool Flow









Generated Code Scheduled According to Activity













Generated Code Scheduled According to Activity









Agenda

- Whare are we here? Tom Fitzpatrick, Siemens EDA
- Display Controller Example Matan Vax, Cadence Design Systems
- Memory & Cache Examples Adnan Hamid, Breker Verification Systems
- SoC Level Example Hillel Miller, Synopsys
- Summary: IP to SoC & Post-Silicon Tom Fitzpatrick, Siemens EDA





Overview


- Purpose of this section:
 - Demonstrate the application of PSS to a typical IP verification problem
 - Explain the meaning and use of PSS resource pools and claims
 - Highlight a key advantage of modeling scenarios in PSS compared to SystemVerilog
- Structure of this section
 - A verification challenge exercising data paths in a display controller
 - Modeling the scenario space in SystemVerilog and its limitations
 - Modeling the scenario space in PSS the general solution





Display Controller Example Description

- 6 processing pipes:
 - Pipes 0..2 for video
 - Pipes 3..5 for graphics
- 4 overlay engines:
 - LCD0, LCD1, LCD2, and TV
- 5 interface engines
 - DSI_A, DSI_B, DP_A, DP_B, and HDMI








Display Controller Example Description (cont')

 Each engine can process one data stream at a given time

• 1..4 streams processed concurrently

- Datapath rules:
 - Video pipes cannot feed overlay engine LCD1
 - Graphics pipes cannot feed overlay engine LCD0
 - LCD0 can only feed DP_A
 - LCD1 can feed DSI_A or DSI_B
 - LCD2 can feed DSI_A, DSI_B or DP_B
 - TV can feed DP_A or HDMI





Modeling Data Streams in SystemVerilog

```
typedef enum {VID, GFX} pipe kind e;
typedef enum {LCD0, LCD1, LCD2, TV} overlay kind e;
typedef enum {DSI A, DSI B, DP A, DP B, HDMI} interface kind e;
class process stream extends uvm object;
 rand int pipe id;
                                                                                          DC
 rand pipe_kind_e pipe_kind;
 constraint pipe kind c {
   pipe kind == VID -> pipe id inside {0,1,2};
                                                                     Pipe0
   pipe kind == GFX -> pipe_id inside {3,4,5};
                                                                                                            DSI_A
                                                                                         LCD0
                                                                     Pipe1
 rand overlay kind e overlay kind;
                                                                                                            DSI B
                                             process_stream
                                                                     Pipe2
                                                                                         LCD1
 rand interface kind e interface kind;
                                                                                                             DP_A
                                              pipe id
                                                                                         LCD2
                                                                     Pipe3
endclass
                                              overlay kind
                                                                                                             DP B
                                                                     Pipe4
                                                                                          TV
                                              interface kind
                                                                                                             HDMI
                                                                     Pipe5
```





Capturing Datapath Rules in SystemVerilog

pipe_id

process_stream

```
class process_stream extends uvm_object;
...
constraint pipe2overlay_c {
   pipe_kind == GFX -> overlay_kind != LCD0;
   pipe_kind == VID -> overlay_kind != LCD1;
}

constraint overlay2interface_c {
   overlay_kind == LCD0 -> interface_kind == DP_A;
   overlay_kind == LCD1 -> interface_kind inside {DSI_A, DSI_B};
   overlay_kind == LCD2 -> interface_kind inside {DSI_A, DSI_B, DP_B};
   overlay_kind == TV -> interface_kind inside {DP_A, HDMI};
}
...
endclass
```

Datapath rules:

- Video pipes cannot feed overlay engine LCD1
- Graphics pipes cannot feed overlay engine LCD0
- LCD0 can only feed DP_A
- LCD1 can feed DSI_A or DSI_B
- LCD2 can feed DSI_A, DSI_B or DP_B
- TV can feed DP_A or HDMI

Key Message Here





Modeling Parallel Streams in SystemVerilog

```
class process_multi_stream extends uvm object;
                                                Between one and four
 rand process_stream streams[];
                                                concurrent streams
 constraint num streams {
   streams.size inside {[1:4]};
 constraint resource unique c {
                                      Pipes, overlays, and interfaces must
   foreach (streams[i]) {
                                      be different for different streams
     foreach (streams[j]) {
       if (i != j) {
         streams[i].pipe_id != streams[j].pipe id;
         streams[i].overlay_kind != streams[j].overlay_kind;
         streams[i].interface kind != streams[j].interface kind;
                 (SV/UVM code overheads –
endclass
                 constructor, allocating arrays,
                 uvm object utils...)
```

```
process multi stream
 streams[0]
   pipe id = 1
   overlay_kind = LCD2
   interface kind = DSI A
 streams[1]
   pipe id = 2
   overlay kind = LCD0
   interface kind = DP A
 streams[2]
   pipe id = 2
   overlay kind = LCD1
   interface_kind = DSI_B
```



But How to Generalize?

- What have we achieved thus far?
 - Constraint model expresses relations between multiple concurrent streams
 - But this is just one specific scenario..
- What are we still missing?
 - Start / stop streams while processing of others is in progress
 - Balance workload across engines with tasks of different features/durations
 - Create random/complex schedules of streams
 - ...
- The SystemVerilog model does not capture the true nature of the problem – tasks contending for limited resources






Modeling Resources in PSS

```
15. Resource objects
component display c {
 enum pipe kind e {VID, GFX};
                                                        Resource objects represent computational resources available in the execution environment that may be
 resource pipe_r { ______
                                                                    ns for the duration of their execution.
                              Resource object type, can include
   rand pipe_kind_e kind;
                             attributes and constraints
                                                                                             DC
   constraint {
     kind == VID -> instance_id in [0..2];
     kind == GFX -> instance_id in | Pool contains N instances
                                                                       pipe pool
                                    of a resource type
                                                                                                          interface_pool
                                                                         Pipe0
                                                                                        overlay pool
 pool [6] pipe r pipe pool;
                                        Built-in attribute
                                                                                                              DSI A
                                         'instance_id' uniquely
                                                                                            LCD0
                                                                         Pipe1
 enum overlay kind e {LCD0, LCD1, LCD2,
                                        identifies the instance
 resource overlay r {
                                                                                                              DSI B
   rand overlay kind e kind; -
                                        within a pool
                                                                                           LCD1
                                                                         Pipe2
   constraint instance_id == (int)kind;
                                                                                                              DP A
 pool [4] overlay r overlay pool;
                                                                                           LCD2
                                                                         Pipe3
 enum interface_kind_e {DSI_A, DSI R NP A NP R HDMI}.
                                                                                                              DP B
                               User-defined enum attributed
 resource interface r {
                                                                                             TV
                                                                         Pipe4
   rand interface_kind_e kind; used to associate meaningful
                                                                                                              HDMI
    constraint instance_id == (
                               names with instances
                                                                         Pipe5
  pool [5] interface r interface pool;
```





Modeling a Single Data Stream





Capturing Datapath Rules

```
process_stream
                                                       overlay r
action process stream {
                                                      interface r
  constraint pipe2overlay c {
    pipe.kind == GFX -> overlay.kind != LCD0;
    pipe.kind == VID -> overlay.kind != LCD1;
  constraint overlay2interface c {
    overlay.kind == LCD0 -> interface.kind == DP A;
    overlay.kind == LCD1 -> interface.kind in [DSI A, DSI B];
    overlay.kind == LCD2 -> interface.kind in [DSI A, DSI B, DP B];
    overlay.kind == TV -> interface.kind in [DP A, HDMI];
```

Datapath rules:


pipe_r

- Video pipes cannot feed overlay engine LCD1
- Graphics pipes cannot feed overlay engine LCD0
- LCD0 can only feed DP_A
- LCD1 can feed DSI_A or DSI_B
- LCD2 can feed DSI_A, DSI_B or DP_B
- TV can feed DP_A or HDMI






Driving Parallel Streams







Creating Arbitrary Schedules



Summary

- PSS supports high-level modeling constructs, resource pools/claims among others
- These constructs naturally capture dependencies across behaviors in the design/test
- Thus, non-trivial flows and schedules can be easily described or randomized
- In contrast, SystemVerilog (and other verification languages) support only constrained randomization of *data*, hence modeling non-trivial flows/schedules is harder





Agenda

- Whare are we here? Tom Fitzpatrick, Siemens EDA
- Display Controller Example Matan Vax, Cadence Design Systems
- Memory & Cache Examples Adnan Hamid, Breker Verification Systems
- SoC Level Example Hillel Miller, Synopsys
- Summary: IP to SoC & Post-Silicon Tom Fitzpatrick, Siemens EDA





Agenda

- Problem #1: DDR Memory Controller Page Management
- Problem #2: Traversing Cache Coherency state transitions
- Problem #3: Combine Problem #1 and Problem #2 in same scenario
- Scenario Modeling challenges with SV
- Modeling Executors, Memory, and Basic Read/Write tests
- Solution #1: Model DDR Page Management in PSS
- Solution #2: Model Cache Coherency state traversal in PSS
- Solution #3: Combining DDR Page Management and Cache Coherency scenarios





Many Possible Approaches to solving problem

 Each of Problem #1 or Problem #2 in isolation can be solved more simply

 This tutorial section shows two different approaches to creating sequences of operations and how they can be combined for cross coverage






The Problems

Problem #2: Cache Coherency state traversal

Problem #1: DDR Memory Controller page management








Problem #1: DDR Page management

- DDR is organized in Pages
 - Identified by group, bank, row, column
- Access in same page is fast
 - But memory controller may need to interleave refresh
- Access to different page in same bank is slow
- Objective: generate sequences of read/write addresses to stress memory controller page management



4 Gb Addressing Table


# of Bank Groups	4
BG Address	BG0~BG1
Bank Address in a BG	BA0~BA1
Row Address	
Column Address	
Page size	
r	BG Address Bank Address in a BG v Address mn Address





Problem #2: Cache Coherency State traversal

- SoC's have multi-level caches
- Each cache level may have different coherency protocols
- Objective: Generate sequences of operations scheduled on correct cores to traverse all coherency transitions








Problem #3: Combing Problem #1 & #2

- Traversing cache states must access DDR memory at various times
- DDR read/write operations have different timings based on pattern of address and page management.
- Objective: Generate sequences of operations scheduled on correct cores to traverse all coherency transitions while stressing DDR Page management







Scenario Modeling Challenges with SystemVerilog

 Both Problem #1 DDR page management and Problem #2 Cache coherency state transitions requires sequences of related operations scheduled across different cpu cores.

• This is difficult to model natively in UVM/SystemVerilog

PSS provides elegant solutions to such problems





Basic Read/Write tests

Student Takeaway: Quickly create random read/write tests

- Define how many executor cores are in the system
- Define available system memory
- Define basic read/write operations
- Define random address generator
- Put it all together





Configuring Executors & System Memory

```
Declare how many core are available in system
package config pkg {
 const int NUM CORES = 4;
                                                  Each executor has a "trait" with its id
struct core_traits_s : executor_trait_s {
                                                             Array of cores with trait
 rand int in [0 .. config_pkg::NUM_CORES - 1 ] core_id;
                                                                                       component pss_top_rand_addrs_c {
component cores c : executor group c<core traits s> {
  executor c<core traits s> cores [config pkg::NUM CORES];
                                                                                        transparent_addr_space_c<> sys_mem;
  exec init down {
                                                                                        exec init up {
                                       Initialize Each core id
   foreach (c : cores[i]) {
                                                                                          transparent addr region s<> region;
     c.trait.core id = i;
                                                                                           region.size = ( 1 << 40 );
     add executor(c);
                                                                                          region.addr = 0x80000000;
                                                                                           (void)sys mem.add region(region);
                                                     Declare available
                                                     system memory
```





Basic Read/Write Operations: State Object

```
state addr_s {
    rand bit[64] addr;

rand transparent_addr_claim_s <> claim;
    constraint claim.addr == addr;
    constraint claim.size in [1,2,4,8];
}
Constrained to native read/write sizes
```





Basic Read/Write Operations

Input state object

```
component mem_ops_c {
                              Claims a random cpu core
  action write a {
   input addr s inp;
    rand executor claim s<core traits s> core;
   rand bit [64] data;
   exec body {
     addr handle t h = make handle from claim(inp.claim);
                                     Get handle on claim
     match (inp.claim.size) {
        [1]: write8(h, data[7:0]);
        [2]: write16(h, data[15:0]);
        [4]: write32(h, data[31:0]);
        [8]: write64(h, data[63:0]);
                           Do write operation
```

```
action read a {
   input addr_s inp;
    rand executor claim s<core traits s> core;
    bit [64] data;
    exec body {
      addr handle t h = make handle from claim(inp.claim);
      match (inp.claim.size) {
        [1]: data[7:0] = read8(h);
        [2]: data[15:0] = read16(h);
        [4]: data[31:0] = read32(h);
        [8]: data[63:0] = read64(h);
} // mem_ops_c
```





Random address generator and instantiation

```
component rand_addrs_c {
   action rand_addrs_a {
    output addr_s out;
   }
}
Output an unconstrained
   random address
```

```
component rand_addr_test_c {
  rand_addrs_c rand_addrs;
  mem_ops_c mem_ops;
  pool addr_s addr_p;
  bind addr_p *;

action rand_addr_test_a {
    activity {
      do rand_addrs_c::rand_addrs_a;
      select {
         do mem_ops_c::write_a;
         do mem_ops_c::read_a;
      }
    }
  }
}
Do read or write
```






Basic Memory Tests

```
component pss top rand addrs c {
                                          Declare available system
                                          memory & cores
                                                                                  rand_addrs_a
                                                                                                                 rand_addrs_a
 transparent_addr_space_c<> sys_mem;
 exec init_up {...}
                                                                        addr_s
                                                                                                       addr_s
 cores_c cores;
                                                                    addr = 0x3425
                                                                                                    addr = 0xabf1
                                                Instantiate
 rand_addr_test_c rand_addr_test[10];
                                                                                                                    write_a
                                                                                     read_a
 action entry a {
   activity {
     schedule {
        replicate (100){
                                                                                  rand_addrs_a
                                                                                                                 rand_addrs_a
         do rand_addr_test_c::rand_addr_test_a;
                                                                       addr_s
                                                                                                       addr_s
                                         Schedule actions
                                                                    addr = 0x3792
                                                                                                    addr = 0x9af2
                                                                                    write_a
                                                                                                                    write_a
```



Solution #1: DDR Page Management










Solution #1: DDR page management

- DDR is organized in Pages
 - Identified by group, bank, row, column
- Access in same page is fast
 - But memory controller may need to interleave refresh
- Access to different page in same bank is slow
- Objective: generate sequences of addresses to stress memory controller page management



4 Gb Addressing Table

Co	nfiguration	1 Gb x4
- /	# of Bank Groups	4
Bank Address	BG Address	BG0~BG1
	Bank Address in a BG	BA0~BA1
Row Address		A0~A15
Column Address		A0~A9
Page size		512B





Student Takeaway: Modeling address sequences with state objects

```
State Objects allow sequencing
component ddr_page_addrs_c {
 state ddr_page_s { ___
                                                              constraints via prev variable
   rand bit [ 2] group;
   rand bit [ 2] bank;
   rand bit [16] row;
                                                              DDR page identification
   rand bit [10] column;
   rand bit [64] addr;
                                                              Resolved address
   constraint addr[18: 9] == column;
   constraint addr[34:19] == row;
   constraint addr[36:35] == bank;
                                                              memory type specific constraints
   constraint addr[38:37] == group;
 pool ddr page_s ddr_page_p;
                                                              create pool and bind
 bind ddr page p *;
```





```
action ddr same page a {
  output ddr page s ddr page;
  constraint c {
   ddr_page.group == ddr_page.prev.group
   ddr page.bank
                   == ddr_page.prev.bank
   ddr page.row
                   == ddr page.prev.row
   ddr page.column == ddr page.prev.column
   };
action ddr same bank a {
  output ddr page s ddr page;
  constraint c {
                     == ddr page.prev.group
   ddr page.group
   ddr page.bank
                    == ddr page.prev.bank
    ( ddr page.row
                    != ddr page.prev.row ||
     ddr page.column != ddr page.prev.column );
   };
```

Hit on same page: fast, but may need refreshes

Hit on same bank, different page: page switching is slow

Dictionary of other address picking strategies





```
action select strategy a {
   activity {
      select {
        [8]: do ddr_same_page_a;
        [1]: do ddr_next_col_a;
        [1]: do ddr_same_bank_a;
 action constrain addr a {
   input ddr_page_s ddr_page;
   output addr s out;
   constraint out.addr == ddr page.addr;
} // component ddr page addrs c
```

Pick next address, 80% biased to staying on same page

Output addr from state

Instantiate & bind

Pick addr and do read or write

```
component ddr_test_c {
 ddr_page_addrs_c ddr_page_addrs;
 mem ops c mem ops;
 pool addr s addr p;
 bind addr p *;
 action ddr test a {
   activity {
     do ddr page addrs c::select strategy a;
     do ddr page addrs c::constrain addr a;
     select {
       do mem ops c::write a;
        do mem ops c::read a;
```






```
component pss_top_ddr_addrs_c {
 cores_c cores;
 ddr test c ddr test[10];
 transparent addr space c<> sys mem;
 exec init up {...}
 action entry a {
   activity {
     schedule {
       replicate (100){
          do ddr_test_c::ddr_test_a;
```

Instantiate

Declare available system memory

Schedule actions








Solution #2: Cache Coherency State traversal

Problem #2: Cache Coherency state traversal








Solution #2: Cache Coherency State Transitions

- SoC's have multi-level caches
- Each cache level may have different coherency protocols
- Objective: Generate sequences of operations scheduled on correct cores to traverse all coherency transitions







Student Takeaway: Modeling coherency sequences with action inferencing

```
component coherency c {
                                                                                       action reset counter a {
                                                                                         output cl state s out;
 enum cl state e {INVALID, EXCLUSIVE, MODIFIED, OWNED, SHARED};
                                                                                         constraint out.count == 0;
 state cl state s {
   rand cl state e cl state;
   constraint initial -> cl state == INVALID;
                                                        Track target cache state
                                                                                                  Action to reset count
   rand int home core id;
                                                        "Home" core_id for scenario
   rand int count;
   constraint initial -> count == 0; -
                                                        Test length counter
 pool cl_state_s cl_state_p;
                                                       Instantiate & bind
 bind cl_state_p *;
```





```
abstract action transition_base_a {
   input cl_state_s inp;
   output cl_state_s out;

constraint out.count == inp.count +1;

constraint out.home_core_id == inp.home_core_id;

Track scenario length

Track "home" core id
}
```

```
action invalid_to_exclusive_a : transition_base_a {
   constraint transition {
     inp.cl_state == INVALID;
     out.cl_state == EXCLUSIVE;
   }

activity {
   do mem_ops_c::read_a with {
     core.trait.core_id == this.inp.home_core_id; };
   }
}
Read from "home" core
```

```
action exclusive_to_invalid_a : transition_base_a {
   constraint transition {
     inp.cl_state == EXCLUSIVE;
     out.cl_state == INVALID;
   }


activity {
   do mem_ops_c::write_a with {
     core.trait.core_id != this.inp.home_core_id; };
   }
}

Write from "other" core
} // coherency_c
```






```
component pss top coherency simple c {
 cores c cores;
 rand_addrs_c rand_addrs;
                                           Instantiate & bind
 mem_ops_c mem_ops;
 coherency_c coherency;
 pool addr_s addr_p;
 bind addr p *;
 transparent addr space c<> sys mem;
                                              Declare available
 exec init up {...}
                                              system memory
 action entry_a {
   activity {
     do rand_addrs_c::rand_addrs_a;
                                              Generate next random
                                              addr
     do coherency c::exclusive to invalid a
          with { out.count == 20; };
                                              Infer sequence of 20
                                              transitions
```







```
Define all transitions
component coherency c {
  action invalid to modified a
                                : transition base a { ... }
  action invalid to owned a
                                 : transition_base_a { ... }
  action invalid_to_shared_a
                                 : transition_base_a { ... }
  action exclusive_to_modified_a : transition_base_a { ... }
  action exclusive to shared a
                                 : transition base a { ... }
                                     `count` variable will be
  action state selector a {
   rand int count;
                                     constrained from above
   activity {
     select {
       do exclusive_to_invalid_a with {out.count == this.count;};
       do modified to invalid a with {out.count == this.count;};
       do owned to invalid a
                                 with {out.count == this.count;};
                                 with {out.count == this.count;};
       do shared to invalid a
                         Always end in invalid state so that
                         following scenarios can reuse
                         address
```







```
component coherency test c {
 rand addrs c rand addrs;
 mem_ops_c mem_ops;
 coherency_c coherency;
 pool addr_s addr_p;
 bind addr_p *;
 action coherency test a {
   rand int count; -
   activity {
      do rand addrs c::rand addrs a;
      do coherency c::reset counter a;
      do coherency c::state selector a
           with {count == this.count;};
```

Instantiate & bind

`count` variable will be constrained from above


Pick rand address & reset scenario length counter

Infer random sequence of coherency transitions





```
component pss top coherency c {
                                                 Instantiate
  cores c cores;
 coherency_test_c coherency_test[10];
 transparent_addr_space_c<> sys_mem;
                                              Declare available
  exec init_up {...}
                                             system memory
  action entry a {
   activity {
     schedule {
       replicate (100) {
         do coherency test c::coherency test a
           with {count == 20;};
                                Force a chain of 20
                                coherency transitions
```








Solution #3: Combing Solution #1 & #2

- Traversing cache states must access DDR memory at various times
- DDR read/write operations have different timings based on pattern of address and page management.
- Objective: Generate sequences of operations scheduled on correct cores to traverse all coherency transitions while stressing DDR Page management







Combining Problem #1 and Problem #2

Student Takeaway: Composition of scenarios

```
component coherency_ddr_test_c {
 ddr_page_addrs_c ddr_page_addrs;
 mem ops c mem ops;
 coherency c coherency;
 pool addr_s addr_p;
 bind addr p *;
 action coherency_ddr_test_a {
   rand int count;
   activity {
      do ddr_page_addrs_c::select_strategy_a;
      do ddr page addrs c::constrain addr a;
      do coherency c::reset counter a;
      do coherency c::state selector a
           with {count == this.count;};
```

Instantiate & bind

`count` variable will be constrained from above

Pick DDR bank address

reset scenario length counter


Infer random sequence of coherency transitions





Combining Problem #1 and Problem #2

```
component pss_top_coherency_ddr_c {
                                                            Instantiate
 cores c cores;
 coherency ddr test c coherency ddr test[10];
 transparent_addr_space_c<> sys_mem;
                                                            Declare available
 exec init_up {...}
                                                            system memory
 action entry a {
   activity {
      schedule {
        replicate (100) {
         do coherency ddr test c::coherency ddr test a
              with {count == this.count;};
                                                Force a chain of 20
                                                coherency transitions
```



Each inference chain of random transitions reuses item from DDR address sequence





Summary

- Problem #1: Modeled DDR page address sequences using state variables
- Problem #2: Modeled Coherency State transitions using action inferencing
- Problem #3: Combined problem #1 & #2 using model composition
- Difficult and time consuming to model this in SV or C/C++
- Elegant solutions in PSS





Agenda

- Whare are we here? Tom Fitzpatrick, Siemens EDA
- Display Controller Example Matan Vax, Cadence Design Systems
- Memory & Cache Examples Adnan Hamid, Breker Verification Systems
- SoC Level Example Hillel Miller, Synopsys
- Summary: IP to SoC & Post-Silicon Tom Fitzpatrick, Siemens EDA






Agenda


- Chaining SOC Scenarios Recap from DVCON 2020 5 Minutes
- Modeling DMA Pipelining Scenario 10 Minutes
- Generalizing Modeling IP Pipelining Scenarios 5 Minutes
- Modeling Chaining/Pipelining SOC Scenarios 5 Minutes





Multiple IP Scenario Intent











A Block-to-System Portability and Productivity – Recap from DVCON 2020

Verification productivity goal #2: Composing multiple Stimulus Chaining from different IP Stimulus





Block





System Level Definition

```
extend component pss_top {
   // RTL Agents
   dma_c dma;
   lte_c lte;
   display_c display;
   ...

   // Execution agents
   pool [4] execution_agent_r cpu;
   pool [1] lte_vip_r lte_vip;
   ...
}
```

```
extend component pss_top {
   // Address Space
   contiguous_addr_space_c<mem_trait_s> mem_addr_space;
   addr_region_s<mem_trait_s> dram_region;
   addr_region_s<mem_trait_s> flash_region;
   exec init {
      dram_region.trait.kind = DRAM;
      mem_addr_space.add_region(dram_region);
      mem_addr_space.add_region(flash_region);
   }
}
```





Chaining Stimulus from Multiple IP through Memory Buffers

Common Flow Object Type to Declare Output Buffer

Chaining Structures: Sequential, Parallel, Graphs Usage of Storage Allocation for Data Integrity

Chaining Coverage





Common Flow Object Type to Declare Output Buffer


```
package common_target {
  buffer data_buffer {
    rand addr_space_pkg::addr_claim_s<mem_trait_s> mem_seg;
  }

abstract action mem_copy_a {
    input data_buffer buf_in;
    output data_buffer buf_out;
  }
}
```





IP Owner's Stimulus







IP Owner's Action


```
LTE
            action <device-name>_source_a {
                                                                                     GPS
Modem
              output data_buffer ctb_out;
                                                                                             (((1)))
                                                                                                              DMA
                                                                                                                      DRAM
                                                                                                                                 Flash
                                                                                                                                          Power
CDMA
                                                                                   Bluetooth
                                                                                                              Bus IF
                                                                                                                       Bus IF
                                                                                                                                 Bus IF
                                                                                                                                          Bus IF
Modem
           action <device-name> mem2mem a :
              mem_copy_a {...}
                                                                                                           LTE
 WiFi
                                                                                     NFC
                                                                                                         Modem
Modem
                                                                                                                        CPU
                                                                                                                                 CPU
                                                                                                          CDMA
                                                                                                                                          Bluetooth
                                                                                                         Modem
                                                                                                                                 CPU
                                                                                                                        CPU
                                                  action <device-name> source a {
action <device-name> sink a {
                                                  output data buffer ctb out;
                                                                                                           WiFi
  input data buffer ctb in;
                                                                                                                            Bus IF
                                                                                                                                               NFC
                                                                                                          Modem |
                                                                                                                                Bus IF
                                                                                                             Bus IF
                                                                                                                       Bus IF
                                                                                                                                            Bus IF
                          Display
         Audio
                                                                                                                                Audio
                                                                                                             Display
                                                          Touchpad
                                                                              Camera
                                                                                                                      Touchpad
                                                                                                                                           Camera
         Codec
                         Processor
                                                                                                                                Codec
                                                                                                            Processor
                action core_mem2mem_a :
                                                              action core_mem2mem_a :
                  mem_copy_a {...}
     DMA
                                                                mem_copy_a {...}
                                                     CPU
```





Sequential Chaining

```
action sequential_chaining_a {
  activity {
   // Source
    select {
      [10] : do lte_source_a;
      [20] : do cdma_source_a;
      [10] : do camera_source_a;
    // Memory2Memory
    replicate (2) {
      select {
        do core mem2mem a;
        do dma_mem2mem_a;
        do bluetooth_mem2mem_a;
    // Sink
    do display_sink_a;
```








Parallel Chaining

```
extend component pss_top {
   action entry {
      schedule {
       replicate (5) {
         do sequential_chaining_a;
       }
      }
   }
}
```







Chaining Combinations Coverage

```
action sequential_chaining_a {
  rand source e source id;
  rand mem2mem_e mem2mem_id0, mem2mem_id1;
  rand sink e sink id;
  rand int size;
  activity {
    // Source
    select {
      [10] : do lte_source_a with {
               size == this.size;
               this.source id == LTE_SOURCE;
      [20] : do cdma_source_a with {
               size == this.size;
               this.source id == CDMA SOURCE;
      [10] : do camera source a with {
               size == this.size;
               this.source id == CAMERA SOURCE;
     // Memory2Memory
     // Sink
```

Controlling and Covering the interleaving of streaming scenario's

Simple stream example with interleaving

DMA Pipeline (2 steps)

- 1. Move (Denoted Mx, where x is, the transfer number the step belongs to)
- 2. Wait (Denoted Wx), consumes time depending on the attributes (e.g. size).

0	1	2	3
M0	M0	M0	M0
M1	W0	M1	M1
M2	M1	M2	W1
W0	W1	W2	M2
W1	M2	W1	W0
W2	W2	W0	W2

Using single controller (e.g. embedded core, AXI bus), need to manage the interleaving N DMA stream transfers.
For example, On the left we show 4 possible scenarios for 3 DMA transfers.

Controlling and Covering such scenarios in a modular and portable framework is needed for many

Verification/Validation tasks

Scenario 0, uses the most DMA channels, could find corner case bugs

Scenario 3, would work if only 2 DMA channels were available

Scenario 2, may provide best performance results, for specific DMA transaction types





Naive implementation of DMA interleaved

stream ccenario's in SV

```
while (j<NOF SCENARIOS) begin
   // Randomly pick a new step at a time, accounting for transfer steps that
   // have already been picked. There is no obvious set of constraints that
  // can guarantee: (1) Exactly 2 steps will be picked for each transfer
  // (2) first step will appear before second step for all transfers.
  while (i<NOF TRANSFERS*2) begin
      if (available(move) and available(wait))
        step = $random % 2; // 2 available steps
      else if (available(move))
        step = 0;
      else
         step = 1;
      scenario step[i].type=step;
      scenario_step[i].transfer_id=get_available_transfer_id(step);
      i++;
   end
  if (!exists(scenario step) begin
     add_scenario(scenario_step);
     j++;
  end
 end
```

Algorithm is not efficient in providing different scenario's

Controlling the scenarios, requires changes in functions used in pseudo code

Would need to have a different implementation if number of steps grew.

Cannot mix with other stimulus using some of the same resources

Cannot port code to embedded C implementation, need to rewrite





Modeling DMA stream interleaving in PSS

```
package dma pkg {
  const int NOF TRANSFERS = 4;
  state state s {
     rand bit move [NOF_TRANSFERS] ;
     rand bit wait [NOF_TRANSFERS] ;
     constraint initial -> {
       foreach (move[i]) {
         move[i] == 0;
         wait[i] == 0;
              Initializes state
                object fields
```

```
action move a {
                                                             Marks that
  input state s in s;
                                                             MOVE was
  output state s out s;
                                                               done
  rand int transfer num;
  constraint out s.move[transfer num] == 1'b1;
  constraint { ●
    foreach(out s.move[i]) {
      out s.wait[i] == in s.wait[i];
      if (i != transfer num) {
                                                            Constrains
        out s.move[i] == in s.move[i];
                                                            other state
                                                           values not to
                                                              change
action wait a {
  input state s in s;
  output state s out s;
                                                            Marks that
  rand int transfer num;
  constraint out s.wait[transfer num] == 1'b1;
                                                          WAIT was done
  constraint {
    foreach(out s.wait[i]) {
      out s.move[i] == in s.move[i];
      if (i != transfer num) {
                                                             Constrains
        out s.wait[i] == in s.wait[i];
                                                             other state
                                                             values not
                                                              change
```






Scheduling DMA steps with interleaving enabled

Schedule operator will interleave M, W across multiple transfers

```
component dma c {
 import ip0_pkg::*;
 pool state s state p;
 bind state p *;
 action dma transfer a {
   rand int transfer num;
   move a M;
    wait a W;
    activity {
     M with {transfer num == this.transfer num; }
     W with {transfer num == this.transfer num; };
 action all_dma_transfers_a {
    dma transfer a DT[NOF TRANSFERS];
    activity {
    schedule {
        replicate (i:NOF TRANSFERS) {
          DT[i] with {transfer num == i;};
```







Easy to over constrain

```
extend action wait_a {
  constraint countones(in_s.move) == NOF_TRANSFERS;
}
```

Waits can only start if all the moves are done

```
action move a {
   input state s in s;
   output state_s out_s;
   rand int transfer num;
   constraint out_s.move[transfer num] == 1'b1;
   constraint {
     foreach(out s.move[i]) {
       out_s.wait[i] == in_s.wait[i];
       if (i != transfer num) {
         out s.move[i] == in s.move[i];
action wait a {
   input state s in s;
   output state s out s;
   rand int transfer_num;
   constraint out s.wait[transfer num] == 1'b1;
   constraint {
     foreach(out s.wait[i]) {
       out_s.move[i] == in_s.move[i];
       if (i != transfer_num) {
         out s.wait[i] == in s.wait[i];
```





Pipelining resources across streams that interleave

How to model stimulus for IPs that pipeline tasks into multiple subtasks and require interaction with stimulus.

Modeling multistep stimulus models for IP, that enables interleaving the different sub-tasks Modeling
resources that are
shared across
different streams
when relinquished
at different stages
of the pipeline

Coverage of interesting interleaving scenarios, when there are multiple in-flight tasks

Examples

- DMA IP that has multiple channels resources, with sub-tasks to move and wait for completion. Same channel needs to be used for a DMA transfer for both MOVE and WAIT.
- DISPLAY IP that has PIPE, OVERLAY and INTERFACE resources, with sub-tasks to handle each resource.





Pipelining Stimulus – PSS Modeling

Usage of schedule operator together with state flow objects in model to enable generation and characterization of pipelining scenarios

Name actions as: stream_step_<i>_a

Where <i> is 0 to the Number of sub-tasks, minus 1, required for the stream (e.g. DMA has 2 sub-tasks, DISPLAY has 3) Usage of resource object needed for each sub-task

Add additional constraints over input state objects to control pipelining

Modeling and Sampling Covergroups to characterize the interleaving of a generated test





Modeling 3 step DISPLAY pipeline

```
package display pkg {
  resource display engine step0 r {}
  resource display engine step1 r {}
  resource display engine step2 r {}
  state state s {
    rand bit step0 [NOF TRANSFERS];
    rand bit step1 [NOF TRANSFERS];
    rand bit step2 [NOF TRANSFERS];
    rand bit [NOF TRANSFERS] step0 b;
    rand bit [NOF_TRANSFERS] step1_b;
    rand bit [NOF TRANSFERS] step1 b;
    constraint {foreach([step0[i]) {
        step0 b[i] == step0[i];
        step1 b[i] == step1[i];
        step2 b[i] == step2[i];
    constraint initial -> {
      foreach (step0[i]) {
        step0[i] == 0;
        step1[i] == 0;
        step2[i] == 0;
```

```
component display c {
action stream_step0_a {
    input state s in s;
    output state_s out_s;
    rand int transfer num;
    lock display engine step0 r engine 1;
    constraint out s.step0[transfer num] == 1'b1;
    constraint {
      foreach(out s.step0[i]) {
        out_s.step1[i] == in_s.step1[i];
        out s.step2[i] == in s.step2[i];
        if (i != transfer_num) {
           out s.step0[i] == in s.step0[i];
   covergroup {
       step0: coverpoint in s.step0 b;
       step1: coverpoint in s.step1 b;
       step2: coverpoint in s.step2 b;
        all: cross step0, step1, step2 {
        ignore bins interleaving = all with (
           ((step0 | step1) == step0) &&
           ((step1 | step2) == step1)
     } cg;
```

Lock resource based on step, for display first resource is PIPE, second is OVERLAY and third is INTERFACE


Sample cross of the states at every step, goal is to achieve all interleaving's characterized by this cross. See slide below for more details





Scheduling steps interleaved

```
component display_c {
  import display pkg::*;
  pool state_s state_p;
  bind sample state p *;
  action stream a {
    rand int transfer num;
    stream_step0_a s0;
    stream_step1_a s1;
    stream step2 a s2;
    activity {
     s0 with {transfer num == this.transfer num;}
     s1 with {transfer num == this.transfer num;}
     s2 with {transfer num == this.transfer num;}
  action all stream a {
    stream_a s[NOF_TRANSFERS];
    activity {
      schedule {
       replicate (i:NOF TRANSFERS) {
          s[i] with {transfer num == i;};
```







Modeling multiple pipelined interleaved streams, where resources are shared when they relinquished from their step

```
extend component soc c {
 import display pkg::*;
  pool [6] display_engine_step0_r display_engine_step0_p;
  bind display_engine_step0_p *;
  pool [4] display_engine_step1_r display_engine_step1_p;
  bind display_engine_step1_p *;
  pool [5] display_engine_step2_r display_engine_step2_p;
  bind display_engine_step2_p *;
  action all_ip_all_tasks_a {
    activity {
      schedule {
        replicate (i:DISPLAY STREAMS) {
            do display c::all stream a with {comp == pss top.soc.display[i];};
```

Pools of DISPLAY
resources can be
shared over multiple
controllers, when a
controller
relinquishes a
resource, another can
acquire, no need to
wait for the
completion of the
stream that had the
resource.





Applying resource constraints from display example to generic stream interleaving pipeline pattern

```
package display pkg {
  enum pipe kind e {VID, GFX};
  extend resource display engine step0 r {
    rand pipe kind e kind;
    constraint {
      kind == VID -> instance id in [0..2];
     kind == GFX -> instance id in [3..5];
  enum overlay_kind_e {LCD0, LCD1, LCD2, TV};
  extend resource display engine step1 r {
    rand overlay kind e kind;
    constraint instance id == int(kind);
  enum interface_kind_e {DSI_A, DSI_B, DP_A, DP_B, HDMI};
  extend resource display engine step2 r {
    rand interface kind e kind;
    constraint instance id == int(kind);
```

```
extend action display_c::stream_a {
    constraint pipe2overlay_c {
        s0.engine_l.kind == GFX -> s1.engine_l.kind != LCD0;
        s0.engine_l.kind == VID -> s1.engine_l.kind != LCD1;
    }
    constraint overlay2interface_c {
        s1.engine_l.kind == LCD0 -> s2.engine_l.kind == DP_A;
        s1.engine_l.kind == LCD1 -> s2.engine_l.kind in [DSI_A, DSI_B];
        s1.engine_l.kind == LCD2 -> s2.engine_l.kind in [DSI_A, DSI_B, DP_B];
        s1.engine_l.kind == TV -> s2.engine_l.kind in [DP_A, HDMI];
    }
}
```





Coverage of interleaving scenario

```
covergroup {
    step0: coverpoint in_s.step0_b;
    step1: coverpoint in_s.step1_b;
    all: cross step0, step1
    {
        ignore_bins interleaving = all with (((step0 | step1) != step0)
        );
     }
    } cg;
```

move	wait	
1111	0000	
1111	0011	
0011	0001	





SOC Scenarios combining pipeline tasks from multiple IPs

```
component riscv_c {
  ip0_c ip0;
  ip1_c ip1;
  action all_ip_all_trx_a {
    activity {
     parallel {
        do ip0_c::all_simple_a;
        do ip1_c::all_simple_a;
     }
    }
  }
}
```

Interleaving scenarios of different IP run independent of each other






Chaining all Pipelining

```
action simple_a {
   input buf in_buf;
   output buf out_buf;
   rand int transfer_num;
   simple_step_0_a s0;
   simple_step_1_a s1;
   simple_step_2_a s2;
   activity {
      s0 with {transfer_num == this.transfer_num; }
      s1 with {transfer_num == this.transfer_num; };
      s2 with {transfer_num == this.transfer_num; };
}
```





Generated Graph Example







Summary of Chaining and Interleaving Scenarios

- Showed how to take IP models and simply apply to SOC, using the chaining example.
- Showed how to get fine grained control over interleaving /pipelining stream scenario using schedule together with state flow object.
- For interleaving/pipelined stream example, showed how PSS declarative constructs are used and how it would be very difficult or impossible to do it declaratively in SV.
- Showed how easy it is to combine different types of SOC scenarios, for example combining chaining and interleaving/pipelining stream scenarios.





Agenda

- Whare are we here? Tom Fitzpatrick, Siemens EDA
- Display Controller Example Matan Vax, Cadence Design Systems
- Memory & Cache Examples Adnan Hamid, Breker Verification Systems
- SoC Level Example Hillel Miller, Synopsys
- Summary: IP to SoC & Post-Silicon Tom Fitzpatrick, Siemens EDA





PSS Summary

- Formal IP test space specification
 - Can be created early in IP lifecycle as a documentation of test space
- Formal system scenario documentation
 - Can be created at SoC architecture definition time
- Quick composition of complex multi-IP test scenarios
 - Automated handling of state, resource and scheduling dependencies in test
- Partial test scenario
 - Create test without deep understanding of complete SoC
- Test generation time and runtime coverage reports
 - Coverage for power state transitions, functional modes etc.
- Tests are portable
 - From IP (UVM/SystemC) to embedded processor on SoC to post-silicon





Formal test space specification

- Display controller <u>base</u> PSS model defines its test space completely
- Workhorse action can be used to build IP or SoC test scenarios
- Rudimentary knowledge of display needed to create SoC tests

```
extend component pss_top {
    display_c display_0;
    display_c display_1;

action soc_scenario {
    activity {
        schedule {
            do display_c::process_stream;
            do display_c::process_stream;
        };
      };
    };
};
};
```

```
component display_c {
   pool [6] pipe_r pipe_pool;
   pool [4] overlay_r overlay_pool;
   pool [5] interface r interface pool;
   pool display state s display state;
  // Initialization
   action init display {
      output display state s display state;
  action display base {
      input display state s display state;
      constraint display state.initial != true;
  // Workhorse action
  action process stream : display base {
     lock pipe r pipe;
     lock overlay r overlay;
     lock interface r interface;
```





Conclusion

PSS is a declarative, formal, portable test specification leading to automated generation of platform-specific tests

PSS 2.0 is here and production ready

Great ideas for PSS 2.1 and beyond

Come join us to shape the PSS future







Any questions?

