Arpan Swaroop

402-913-5141 | swaroopa@purdue.edu | linkedin.com/in/arpan-swaroop | github.com/aswaroop976

EDUCATION

Purdue University

M.S. Computer Engineering, Elmore Family School of Electrical and Computer Engineering

University of Illinois at Urbana Champaign

B.S. Computer Engineering, Grainger College of Engineering

West Lafayette, IN
Aug. 2025 – Present
Urbana Champaign, IL
Aug. 2021 – May 2025

Relevant Coursework: Computer Organization and Design, Computer Systems Engineering, Distributed Systems, Database Systems, Multimedia Signal Processing, Digital Signal Processing, Data Structures and Algorithms

TECHNICAL SKILLS

Languages: Python, C/C++, Java, SQL (MySQL), JavaScript, HTML/CSS, System Verilog, x86 asm, Golang, Rust

Technologies: Node.js, Express, Google Cloud Platform, Spring Framework, ROS, Synopsis VCS

Developer Tools: Git, Docker, Linux

EXPERIENCE

Software engineering intern

May 2025 - Aug 2025

Riverbed

- Optimized fingerprinting algorithm throughput by parallelizing across cores and leveraging Intel AVX-512 SIMD instructions, accelerating duplicate string detection in network acceleration infrastructure and reducing retransmissions through reference-based messaging.
- Engineered automated testing framework by integrating KUnit harnesses, coverage analysis, GTests, Valgrind/Helgrind, and Coccinelle static analysis into the CI/CD pipeline, ensuring robust kernel modifications and adherence to design patterns.
- Architected CI/CD pipeline for new product release, migrating from Scientific Linux 2.6 to AlmaLinux Kernel 6.6, implementing Triggerbox builds, and orchestrating a hierarchy of Jenkins jobs for automated build/test execution.
- Streamlined release process through full pipeline automation, enabling continuous integration, regression testing, and feature validation, significantly improving reliability and reducing manual overhead during product launches.

Research Assistant

Feb 2023 – Aug 2023

Advanced Controls Laboratory

- Implemented path planning algorithms in quad-copters, to allow for autonomous flight
- Developed these algorithms using Euclidean signed distance fields for fast and flexible local planning
- Implemented the rapidly exploring random trees algorithm for efficient path planning
- Utilized ROS to integrate the depth sense cameras used for localization and planning
- Developed on the Nvidia Xavier nx platform

Projects

Out of Order RISC-V processor | System Verilog, Synopsis VCS

- · Designed and tested an out of order processor using the explicit register renaming architecture
- · Achieved third highest maximum frequency in class wide design competition with an Fmax of 630Mhz
- Achieved 0.4 IPC on the Coremark IM benchmark, with high instruction level parallelism
- \bullet Incorporated an instruction and data cache utilizing pipelined 4-way set associative caches
- Implemented integral components such as: Free list, reservation stations, register alias table, retirement register alias table, physical register file, mult/div functional unit, return order buffer, load store queue
- Incorporated dynamic branch prediction with a G-share branch predictor along with a Branch Target buffer
- Developed additional advanced features such as a split load store queue for out of order loads, as well as a next line prefetcher

Unix Like 32-bit x86 Operating System | C, x86 asm

- Architected a minimalistic multitasking operating system for x86 hardware, prioritizing efficiency and reliability
- Devised an interrupt-driven, time-slice-based CPU scheduling algorithm to schedule process execution
- Supported virtual memory using paging data-structures
- Developed a custom filesystem that supports basic file operations, utilizing storage, and I/O principles
- Implemented device drivers for keyboard, Real Time Clock, Programmable Interrupt Controller, and Programmable Interval Timer