

Arpan Swaroop

402-913-5141 | aswar3@illinois.edu | [linkedin.com/in/arpan-swaroop](https://www.linkedin.com/in/arpan-swaroop) | github.com/aswaroop976

EDUCATION

University of Illinois at Urbana Champaign

Urbana Champaign, IL

B.S. Computer Engineering, Grainger College of Engineering

Aug. 2021 – May 2025

Relevant Coursework: Computer Organization and design, Computer Systems Engineering, Distributed systems, Database systems, Multimedia Signal Processing, Digital Signal Processing, Data structures and Algorithms

TECHNICAL SKILLS

Languages: Python, C/C++, Java, SQL (MySQL), JavaScript, HTML/CSS, System Verilog, x86 asm, Golang, Rust

Technologies: Node.js, Express, Google Cloud Platform, Spring Framework, ROS, Synopsis VCS

Developer Tools: Git, Docker, Linux

EXPERIENCE

Web Developer Intern

Jun 2024 – Aug 2024

Avermatix LLC.

- Redesigned landing page to include more modern and minimal UI/UX using Figma
- Implemented these changes using HTML/CSS and Javascript on the frontend
- Created a custom form, and connected it to a REST API written in Java using the Spring Boot framework
- Architected the integration of a relational database, designing the schema, and writing custom queries to handle user data for 100s of users
- Wrote a comprehensive business report about the impact of generative AI on low-code app building services

Research Assistant

Feb 2023 – Aug 2023

Advanced Controls laboratory

- Implemented path planning algorithms in quad-copters, to allow for autonomous flight
- Developed these algorithms using Euclidean signed distance fields for fast and flexible local planning
- Implemented the rapidly exploring random trees algorithm for efficient path planning
- Utilized **ROS** to integrate the depth sense cameras used for localization and planning
- Developed on the Nvidia Xavier nx platform

PROJECTS

Out of Order RISC-V processor | *System Verilog, Synopsis VCS*

- Designed and tested an out of order processor using the explicit register renaming architecture
- Achieved third highest maximum frequency in class wide design competition with an Fmax of 630Mhz
- Achieved 0.4 IPC on the Coremark IM benchmark, with high instruction level parallelism
- Incorporated an instruction and data cache utilizing pipelined 4-way set associative caches
- Implemented integral components such as: Free list, reservation stations, register alias table, retirement register alias table, physical register file, mult/div functional unit, return order buffer, load store queue
- Incorporated dynamic branch prediction with a G-share branch predictor along with a Branch Target buffer
- Developed additional advanced features such as a split load store queue for out of order loads, as well as a next line prefetcher

Unix Like 32-bit x86 Operating System | *C, x86 asm*

- Architected a minimalistic multitasking operating system for x86 hardware, prioritizing efficiency and reliability
- Devised an interrupt-driven, time-slice-based CPU scheduling algorithm to schedule process execution
- Supported virtual memory using paging data-structures
- Developed a custom filesystem that supports basic file operations, utilizing storage, and I/O principles
- Implemented device drivers for keyboard, Real Time Clock, Programmable Interrupt Controller, and Programmable Interval Timer

Game Developer's toolkit | *Javascript, HTML, CSS, Node.js, Express, MySQL, Python*

- Developed full-stack web application using a steam game database to help game developers
- Implemented multiple advanced queries to the database to output useful information for game developers
- Implemented interactive graphs in **Python**, showing helpful patterns in game data across all steam games
- Added features to enable user sign in and login, and the ability to add other users as friends
- Utilized a **REST API** made with **Node.js** and **Express**
- Hosted website on the Google Cloud Platform