## **Cortex**

series

SIGNUM SYSTEMS CORPORATION

# ETM for Cortex-M3

# User Manual



#### COPYRIGHT NOTICE

Copyright (c) 2008 by Signum Systems Corporation. All rights are reserved worldwide. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of Signum Systems.

#### DISCLAIMER

Signum Systems makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Also, Signum Systems reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation of Signum Systems to notify any person or organization of such revision or changes.

#### WARRANTY

Signum Systems warrants to the original purchaser that this product is free of defects in material and workmanship and performs to applicable published Signum Systems specifications for a period of SIX MONTHS from the date of shipment. If defective, the product must be returned to Signum Systems, prepaid, within the warranty period, and it will be repaired or replaced (at our option) at no charge. Equipment or parts which have been subject to misuse, abuse, alteration, neglect, accident, unauthorized installation or repair are not covered by warranty. This warranty is in lieu of any other warranty expressed or implied. IN NO EVENT SHALL SIGNUM SYSTEMS BE LIABLE FOR CONSEQUENTIAL DAMAGES OF ANY KIND. It is up to the purchaser to determine the reliability and suitability of this product for his particular application.



# **Table of Contents**

| Introduction                              | 1    |
|---|------|
| Connecting Emulator to Cortex-M3 Board    | 1    |
| Overview of Cortex-M3 Trace Architecture  | 2    |
| JTAGjet-Trace and Trace S/W Components    | s 4  |
| Demo Programs                             | 4    |
| Enabling Cortex-M3 Trace                  | 6    |
| Selecting the Trace Port Size             | 6    |
| Trace Clock and GPIO Initialization       | 7    |
| Trace Window Overview                     | 7    |
| ETM Control Window Overview               | 8    |
| Conditional Tracing (pre-filtering)       | 9    |
| Starting Trace at Specified Address       | 9    |
| Start/Stop Trace on Specified Addresses   | 10   |
| Using Complex Trace Start/Stop Events     | 11   |
| Data Value Tracing (ITM Trace)            | 12   |
| Data Only Tracing                         | 14   |
| Adding PC to ITM Tracing                  | 15   |
| Tracing Exceptions (Interrupts)           | 16   |
| Tracing Exceptions Using ITM Events       | 16   |
| Tracing Exceptions in PC Trace            | 17   |
| Understanding the Timestamp               | 18   |
| Application Generated ITM Trace           | 19   |
| DWT and ITM Profiling Related Features    | 20   |
| Tracing DWT Counters                      | 20   |
| Tracing CPU Clock Cycles Counter          | 21   |
| ITM PC Sampling                           | 22   |
| ITM Timestamp                             | 23   |
| Appendix A – Connecting to Specific Board | ds25 |
| Connecting to ST STM3210E EVAL Board      | 25   |
| Connecting to Keil MCBSTM32E Board        | 25   |
| Document Revision History                 | 1    |



## Introduction

This document describes how to use the Signum JTAGjet-Trace emulator to trace Cortex-M3 processors. It covers the configuration and usage of the Chameleon and Keil uVision3 debuggers. Note that even though the examples employ Signum's Chameleon debugger, all trace-related windows and settings are identical in the Keil  $\mu$ V3 driver. The differences between the two debuggers are indicated in the text.

The scope of this document is limited to Cortex-M3 specifics. The general features of the ETM Trace window and operations are described in separate documents available through the **ARM Specific Documentation** option in Chameleon's **Help** menu reproduced here for your convenience.

| DOCUMENT FILE           | TITLE   |
|-------------------------|---|
| detm_m3_um.pdf          | ETM for Cortex-M3: User Manual                  |
| detb_um.pdf             | ETB Addendum to Chameleon Debugger: User Manual |
| detm_um.pdf             | ETM Addendum to Chameleon Debugger: User Manual |
| ☑ JTAGjet-Trace-ETM.pdf | ETM Trace: Presentation as PDF                  |

In the Keil µVision3 installation, the same set of PDF documents is available in the .\Signum\Docs subdirectory.


# Connecting Emulator to Cortex-M3 Board


Cortex-M3 trace data can be brought out of the board by using one of two possible connectors:

- 20-pin new-style high-density (0.05 inch spacing) connector, or
- 38-pin Mictor ETM style connector (may exist on some custom-made boards).

The JTAGjet-Trace emulator can be attached to the 20-pin connector either with or without a dark-blue ETM Mictor cable, as shown in the illustrations below.

1





For a detailed description of all JTAGjet probes, including pin assignments, please refer to this document:

jtag\_probes.pdf


JTAG Probes for Signum Emulators

**Cution:** Some older Cortex-M3 target boards, such as the ST STM32F EVAL and Keil MCBSTM32E, may not have keyed 20-pin connectors, in which pin 7 is removed, on them. On such boards, it may be necessary to either remove the key pin or remove the plug from the probe's key receptacle. Even if pin 7 is removed, the 20-pin Cortex ETM probe for the JTAGjet-Trace can be inserted incorrectly. Exercise caution to avoid faulty orientation of the probe or engaging only one row of pins, and use shrouded headers on your own boards. As the connector does not disconnect easily, do not pull it by its cable.

For illustrations of the proper connector orientation on popular STM32 boards, please refer to Appendix A – Connecting to Specific Boards.

## Overview of Cortex-M3 Trace Architecture

It is essential to understand Cortex-M3 on-chip debug and trace related resources in order to use them efficiently in debugging and tracing. This section reviews the Cortex-M3 trace related modules, albeit without delving into detail.



#### ON-CHIP MODULES AND COMPONENTS


| MODULE        | DESCRIPTION   |
|---------------|---|
| JTAG          | Access to all modules and components through JTAG.                          |
| ETM           | Embedded Trace Macrocell. Generates compressed instruction (PC flow)        |
|               | trace.  |
| DWT           | Data Watchpoint and Trace module. Generates ITM trace records (or ETM       |
|               | events) or stops the core using 4 comparators.                              |
| ITM           | Instrumentation Trace Macrocell. Allows the application to insert 32-bit    |
|               | values to the trace stream by writing to the ITM Stimulus Port registers    |
|               | (located at range 0xE0000000-0xE000007C).                                   |
| Fifo          | FIFO buffers (different sizes for ETM and ITM).                             |
| TPIU          | Trace Port Interface Unit. Combines ETM and ITM/DWT trace streams           |
|               | into 1, 2 or 4-bit TraceData clocked by TraceCLK signal.                    |
| Trace Clock & | Processor dependent modules that provide trace clock and control trace pins |
| GPIO controls | (possibly shared with GPIO).  |
| Processor     | All above modules, memory and peripherals (not shown).                      |

#### CONTROL AND TRACE DATA FLOW

| * <b>A</b> | Used to observe CPU execution by the <b>ETM</b> and <b>DWT</b> .            |
|------------|---|
| *B         | Used to stop the code on a watchpoint detected by the <b>DWT</b> .          |
| *C         | Used to signal events to the <b>ETM</b> (start or stop the trace).          |
| *D         | Used to write application-generated <b>ITM</b> trace records.               |
| *E         | External trace pins. <b>TraceClk</b> and <b>TraceData</b> (1, 2 or 4 pins). |

A detailed description of Cortex-M3 debug architecture can be found in the pdf file DDI 0337G available at www.arm.com.

# JTAGjet-Trace and Trace S/W Components



The picture above shows the basic components of the trace software. Each of these components is responsible for controlling different parts of the on-chip trace modules.

#### CONNECTIONS AND COMPONENTS


| JTAG pins.   |  |
|--|--|
| TraceClk and TraceData (raw 1/2/4 bit trace).  |  |
| USB 2.0 (480MHz high speed) connection.  |  |
| JTAGjet-Trace emulator hardware.   |  |
| Trace memory. Captures raw trace samples.  |  |
| Chameleon or third-party debugger like Keil µV3.   |  |
| Controls the on-chip DWT and ITM modules. The DWT may generate events for the ETM.           |  |
| Displays decoded trace – ETM and ITM.  |  |
| Controls the on-chip ETM module.   |  |
| Optional processor-dependent commands to enable the trace clock and configure the GPIO pins. |  |
|  |  |

# Demo Programs

The demo program used in this manual is located in one of the following folders.

| FOLDER                               | CONTENTS                 |
|--------------------------------------|--------------------------|
| .\ARM\Demos\Generic\CortexM3\Demo    | Chameleon sub-directory  |
| .\Signum\Demos\Generic\CortexM3\Demo | Keil's μV3 sub-directory |

The program was compiled using Keil's uVision3 MDK 3.20 with the Signum-M3-Demo.uv2 workspace file:




Since the address of RAM varies from one Cortex-M3 board to another, the following ELF files — also shown in the target list in the illustration above — can be generated.

| FILE                       | DESCRIPTION  |
|----------------------------|--|
| Demo_0.axf                 | Code and data at 0x0                                       |
| Demo_20000000.axf          | Code and data at 0x2000_0000 (most common)                 |
| Demo_08000000.axf          | Code and data 0x 0x0800_0000 (for TMS570)                  |
| Demo_0_20000000.axf        | Code at 0, data at 0x2000_0000 (for flash)                 |
| Demo_0_08000000.axf        | Code at 0, data at 0x0800_0000 (for TMS570)                |
| Demo_08000000_20000000.axf | Code at 0x0800_0000, data at 0x2000_0000 (for STM32 flash) |

Our examples were loaded from within Chameleon into the STM32 processor, in which RAM is at 0x20000000. Therefore, we used the Demo\_20000000.axf file. Even though you may need to load a different file, your result should be the same, since the settings in the examples do not rely on physical addresses.

# **Enabling Cortex-M3 Trace**

Trace collection is not enabled by default when the debugger starts. To activate the feature, open the Trace window by selecting Trace from the View menu. Press the Enable button. You may be required to upgrade your JTAGjet emulator:




If the emulator does require an update, please contact sales@signum.com. You still will be able to use the old JTAGjet-Trace hardware for basic debugging of Cortex-M3. Trace will not be shown, however.


## Selecting the Trace Port Size

When enabling the trace for very first time, you will be asked to select its port size (see the figures).

In Chameleon:



In Keil's μV3:




The Cortex-M3 processor is only capable of generating trace using 1, 2 or 4 TraceData pins. The current release of the JTAGjet-Trace hardware (1.05, as of this writing) supports only the widest 4-bit trace port. Any other values are ignored. As of September 2008, all the

Cortex-M3 chips we tested supported the 4-bit port. Consequently, there is no immediate need to support 1- and 2-bit tracing with their limited bandwidths.

#### Trace Clock and GPIO Initialization

Certain processors, such as the STM32, must be properly configured, or else the on-chip trace module will be disabled. Similarly, the appropriate GPIO pins must be configured to enable trace signal export. Since such configuration is processor dependent, it is performed by an external script.

In Signum Chameleon, the startup macro can be executed either by selecting the **[traceenable]** label or from the **Macros** toolbar:



In Keil  $\mu$ V3, make sure that you have assigned a proper **Board File** (e.g., STM32 ETM Initialization), as explained in the previous chapter.

All internal Cortex-M3 trace related modules — ETM, ITM, DWT, and TPIU — are configured without the need for any additional CPU-specific settings.

### Trace Window Overview


After successfully enabling the trace, you should see the following empty trace window:



The right side of Trace Status Bar at the bottom of the Trace window shows the Trace Clock frequency. Since Cortex-M3 supports only half-rate clocking, this frequency is always half of the current CPU frequency. In the figure above, the CPU runs at 72 MHz (2\*36 MHz).

The JTAGjet-Trace hardware measures the frequency of the trace clock even when the trace is not being collected. Trace Clock with a value of 0 indicates that the trace clock is not

available. Re-enable the trace by clicking the **Enable** button, as instructed by the Trace window:




To troubleshoot any possible difficulties, make sure that:

- the correct trace initialization macro is selected,
- Trace Clock is visible (executing the macro manually), and
- your application is not disabling the ETM pins.

## ETM Control Window Overview

To display the **ETM Control** window, click the **Control** button in the left corner of the **Trace** window. The ETM Control window has 3 tabs, the default setting of which is shown in the figure below.



The **General Control** tab allows you to control the processes of starting and stopping trace capture. These settings are Cortex-M3 independent. See the etm\_um.pdf file for details.

The **ETM Trace Settings** tab lets you decide what will be captured in the trace buffer. These settings are specific to Cortex-M3. Since the Cortex-M3 ETM does not have any address comparators for conditional tracing, the DWT comparators and **Complex Events** windows must be configured to control what is emitted on the ETM pins and consequently captured by the JTAGjet trace memory.

The **Status** tab shows the JTAGjet-Trace hardware capabilities and the on-chip ETM resources of the processor in use. These capabilities are determined by the device manufacturer and the ETM architecture. The version of the ETM Architecture for Cortex-M3 is 3.4. The available resources are quite limited compared to the ETM implementations for other ARM cores and processors. Certain controls, like **Trigger Settings** and **Data Tracing Mode**, are not applicable to Cortex-M3, and thus grayed out.

# Conditional Tracing (pre-filtering)

The **ETM Trace Settings** tab in the **ETM Control** window must specify the DWT comparator index to be used as the trace start/stop condition. This chapter concerns itself with tracing that starts at a specified code address.


#### Starting Trace at Specified Address

Since no trace stop event is defined, you should select **Stop Trace Capture/When Trace Buffer is Full** in the **General Control** tab. Otherwise, the trace buffer will overflow and the starting address in the trace will get overwritten.

The DWT comparator 0 is defined in the **Complex Events** window as a **PC Match** on a specified address. The definition is assigned to the function **processing** whose name is entered in the Value field. The field allows you to enter either the function's C/C++ name or address. The Output of the DWT comparator is set to **ETM Event**, which ensures that it will be used by the ETM module.



The DWT comparator index 0 in the **Begin** field makes the trace start when the ETM event generated by DWT Comparator 0 occurs, that is, when the PC reaches the **processing** function.




As the function **processing** is the triggering event, its name appears in the PC field on the first line in the **Trace** window. The PC field displays symbols in lieu of addresses.



#### Start/Stop Trace on Specified Addresses


On many occasions, there is no need to trace the entire program. Instead, it suffices to limit the trace to a certain part of the code. To accomplish this, you should define two DWT comparators as shown.



Then assign the DWT comparator indexes 0 and 1, respectively, to the **Begin** and **End** of the capture address range.



Program tracing will start and stop on these two DWT-generated ETM events, as shown below.




The red line is a trace discontinuity marker. It indicates the place where trace was not collected. The timestamp **TStamp** field shows in delta mode **[dt]** that the trace skipped 12556 trace clocks. The **ON** symbol in **SyncCode** field denotes the reason for the trace

restart, in this case, the trace ON condition. The yellow trace cursor is located on the return from the previous call to the **processing** function, which happens to be the **BX LR** instruction. After the return, the code executes some instructions in the **main** function (main+0x...), after which the **delay** function is called. The first instruction of the **delay** function appears in sample 299. Trace collection stops right after since DWT comparator 1 detected a PC value match.


**Note:** As tracing starts on one event and stops on another, all function, library calls and interrupts in between are traced. Unlike with the on-chip ETM modules that have built-in address matches (ARM7, ARM9 and ARM11), Cortex-M3 does not provide for tracing exclusively within a specific continuous PC range.

#### **Using Complex Trace Start/Stop Events**

The examples in the previous chapters used **PC Match** to generate the ETM start and stop events. More complex events that trigger on data values can also be applied. The following ETM Events settings enables you to trace only the code that writes four elements to the array **Buf1**, starting on write to **Buf1[0]** and stopping on write to **Buf1[3]**.



The corresponding trace may look as follows.




Let's take a closer look at this trace display. The tagged, gray lines show **STRB** instructions, which actually write to the **Bufl** array. The tagging of an address is accomplished by double-clicking an address in the **PC** column. The first captured instruction after the event (sample 370) is not **STRB**, but rather **ADDS**, which immediately follows it. This is because a data address match is detected when **STRB** instruction is already in the execution phase. The last instruction traced appears in sample 412/2, which correctly shows the trace stop ETM Event.


The time stamp in the **TStamp** column displays timing differences. The prevailing values of +1 are interspersed with +2, +6 or +10. The duration of trace discontinuity is shown as +12790 and +12794. Such small timestamp inaccuracies are unavoidable and are discussed in Section *Understanding the Timestamp* further in the text.

# Data Value Tracing (ITM Trace)

Cortex-M3 ETM itself does not have data tracing capability. However, Data values and/or addresses can be inserted into the trace stream by controlling the DWT and ITM on-chip modules. The following **Complex Events** settings



will result in the following trace.



In addition to the usual PC trace in which complete PC tracing takes place, you can see the **DataValue** and **DataAddr** trace records in the **ITM** column of the Trace window. Note the gray tagging of the **DataValue** samples.

The field IMPPar is an additional ITM-dependent parameter that displays the comparator index, Comp0 or Comp1, generating the particular data trace record. The MemData field shows the data values recorded during the write or read operations. The RdWr field specifies the access type, Rd or Wr, while the column DataAcc specifies the access width: Byte, Word or Dword.

As of this writing, the **MemAddr** filed merely shows an offset to the specified address value, the real address of **Buf1[2]** being 0x20000182. Future versions of the program will display real addresses, as opposed to offsets.

One bit in comparator 1 is set as "ignore bits," which allows us to trace the address range 0x20000182-0x20000183 using only one comparator.

Our trace warrants a few additional comments:

As you can see, several ITM records are adjacent to each other. This is because the ITM has its own FIFO and several records are buffered before they are exported by the TPIU and joined with the ETM trace.

An analysis of the code in the trace buffer reveals that the first **STRB** instruction, indicated by the yellow trace cursor on sample 9367/2, is actually displayed after an ITM write record (sample 9361) which shows the value written by this instruction to the memory. This is also related to FIFO related latency.


Samples 9413 and 9423 are marked as **Overflow**. These are ITM FIFO overflows. These do not affect PC tracing, since the ETM trace has a priority over the ITM trace.

It is not possible to trace only reads or only writes. The trace will include both types of access.

The code traced in this example does not seem to be optimized – it reads the same value 3 times before writing it. The trace allows you to see how compilation options may change the timing of your code.

#### **Data Only Tracing**


You can disable PC tracing by using the following settings:



These DWT settings — 2 address bits are ignored — you can trace a 4 byte array:



These settings may produce the following trace display. Note the tagged writes:



In our example, **Buf1** has been accessed frequently, however, if data only tracing traces some location that happens to be accessed rarely, the trace may accumulate slowly. You may be able to see the **Last Sample** index and the % of the trace buffer used changing in the Trace window status bar.

Consider the following settings that trace accesses to the **ledport** global variable.




Here is the resulting trace:



During the first 20 seconds of the program run, the trace filled only 1% of the total trace buffer depth! The trace shows that **ledset** is written to every 17.836 ms.

#### Adding PC to ITM Tracing

Data-only tracing cannot show from which location in your code the particular reads or writes originated. While at times this is acceptable, illegal accesses to certain locations may require you find out which function is responsible. To this end, it is possible to configure the DWT to output the PC where access took place. You can either setup the DWT to produce the PC without any data values by selecting **Emit PC as Data Address Match**, as follows.



Alternately, select **Emit PC and Data as Data Address Match** to make the DWT yield both the PC and the data value.




Caution is advised, however. Using the 32-bit PC in the ITM may easily make the ITM FIFO to overflow, as illustrated in the example below.



# Tracing Exceptions (Interrupts)

### Tracing Exceptions Using ITM Events

The DWT/ITM module may also be configured to trace exceptions using the **Complex Events** window.



The following trace shows several interrupts running on the system with the **Blinky** application running on Keil's MCBSTM32E board. The Interrupt **IRQ18** is generated by a DMA channel used by the A/D converter. The exception **IRQ30** is a timer interrupt.



The **ExcptEntry** ITM packets are generated on entry to an exception and are displayed as tagged. Each **ExcptExit** packet is generated upon the exit from an exception. The presence of the **ExcptReturn** packet signifies that code returned from all pending exceptions to the main application code.


There can be several **ExcptEntry/ExcptExit** pairs (without **ExcptReturn**) at the beginning of the trace. This is because the application was stopped with interrupts enabled, and some IRQs got registered as pending and were handled as soon as the code was started. After that, the exception **IRQ18** is generated with constant intervals. The **TStamp** field is in the delta mode, enabling us to determine that the code spends 258 clocks from **ExcptReturn** to **ExcptEntry** in a background task. Similarly, it handles IRQ18 in the 150 clocks, comprising the 144 clocks from **ExcptEntry** to **ExcptExit** and 6 from **ExcptExit** to **ExcptReturn**.

A trace post-filtered so that it shows only the **ExcptEntry** samples, might look like this.




The delta mode timestamp shows **IRQ18** being generated every 408 cycles.

Consider a more complex post-filtering.




With the above settings, we can find all **SysTick** exceptions recorded in the trace buffer.



Here the **SysTick** exception is generated about every 10ms, as indicated by the timestamp.

#### Tracing Exceptions in PC Trace


Exceptions are also shown in the **Excpt** field in the course of "normal" PC tracing without any extra settings.



It is noteworthy that only the exception entry is identified in the **Except** field. Instructions which exit exceptions handlers are simply functions returns, shown in gray. This particular trace exposes an unusually frequent sequence of exceptions, as the processor was stopped and many exceptions where pending. Timer **IRQ30** terminates in sample **187/10** and it is immediately followed by another timer **IRQ30** exception. This interrupt handler is very short, taking only 5 instructions. It reads one register and lets the program return to the main application in sample **235**. After just 5 instructions executed from the main program (samples **235** through **251/3**), the handling of the DMA exception **IRQ18** starts in sample **267**.


# Understanding the Timestamp

Timestamp recorded by the JTAGjet-Trace is stored for every ETM sample. JTAGjet-Trace records the time for every trace sample that is arrives at the ETM connector. Cortex-M3, which contains version 3.4 of the ETM module, is capable of sending one trace sample to trace up to 16 instructions. Therefore, the timing of these instructions cannot be precisely known, and the timestamp for each individual instruction in the trace packet must be estimated.



In the illustration above, all) instructions tagged with gray were generated from a single physical sample 575. The timestamp estimate indicates that the first two instructions, **LDR** and **STR**, were executed in 1 cycle each, while the third instruction, **BL**, took 10 cycles. In reality, this may not be exactly the case. All we know for sure is that these three instructions were executed in the total of 12 cycles.

In general, the timestamp cannot be relied upon for short time measurements. This is why the timing between calls to the **delay1** function in a loop, as shown in the figure below, contains values ranging from +20 to +30 cycles. For much longer function runs, the accuracy of +/-16 cycles will not be that important.




# Application Generated ITM Trace

The Cortex-M3 ITM module includes 32 ITM Stimulus Port Registers at addresses **0xE0000000 – 0xE000007C**. By writing to these registers from application, it is possible to generate custom trace records.



If the ITM module is set by the user to enable the **ITM Stimulus Ports** with **Port 0** enabled as shown in the figure above, the trace may look like this.



The **Software** entry in the **ITM** field denotes a trace record generated by a software write to the Stimulus Port. The **ITMPar** shows the stimulus port index. The trace displays the text "**AD** value = **0xABCD**" every second. The **TStamp** column displays timestamps both in cycles and ms.

The code to generate such trace, based on an example from Keil's  $\mu$ V3 with extra comments added to it, looks as follows.

```
#define ITM_Port8(n)
                       (*((volatile unsigned char *)(0xE0000000+4*(n))))
#define ITM Port32(n)
                       (*((volatile unsigned long *)(0xE0000000+4*(n))))
                       (*((volatile unsigned long *)(0xE000EDFC)))
#define DEMCR
#define TRCENA
                       0x01000000
int SendChar (int ch) {
                              /* Write character via ITM Stimulus Port 0 */
   if (DEMCR & TRCENA) {
                             /* If TRACE enabled. Otherwise, nothing */
       while (ITM Port32(0) == 0); /* Wait till ITM sends prev. data */
       ITM_Port8(0) = ch;
                                 /* Write char to ITM Stimulus Port 0 */
   }
   return (ch);
}
```


**Note:** The current release of the JTAGjet-Trace software does not provide a convenient way of extracting data from different ITM Stimulus Ports into separate files. Also, Port 0 is used for printing, while text should be shown in a standard console window, not in a single column. Currently, the program only allows you to save the trace to a text file and extract all ITM data from there if needed.

# DWT and ITM Profiling Related Features

This chapter describes some additional DWT and ITM trace features designed to aid code profiling. Future versions of the JTAGjet-Trace software will provide improved display and post-processing of these trace records. Note that JTAGjet-Trace's internal timestamp can be used to profile the code.

### **Tracing DWT Counters**

The Cortex-M3 DWT module has several internal 8-bit counters to count various instruction-execution related system events occurring when the CPU is running. If such an 8-bit counter overflows, it may generate a DWT trace record. The figure below shows such counters being collected in the trace. Since PC Tracing is turned off, only the DWT trace counters are shown.




The code was executing from breakpoint to breakpoint in the **processing** function. As you can see, there are 8 LSUCNT trace records tagged in the trace with gray color. The current value of the DWT\_LSUCNT register is 0xB, which tells us that during the execution of this code, there were 8\*256 + 0xB = 2059 LSU cycles, the additional cycles caused by the load-store instructions. Similar calculations can be made for the CPI events. The meaning of the DWT overflow counter events is as follows.

| D W T<br>C O U N T E R | DESCRIPTION   |
|------------------------|---|
| LSUCNT                 | Additional cycles required by load/store instructions.      |
| CPICNT                 | Additional cycles requires by all other instructions.       |
| FOLDCNT                | Number of folded instructions. (0 cycles required.)         |
| EXCCNT                 | Additional cycles required due to exception entry and exit. |
| SLEEPCNT               | Number of CPU cycles when CPU is in sleep mode.             |

#### Tracing CPU Clock Cycles Counter


The setup needed for tracing the CPU clock cycles counter looks like this.



The 32-bit DWT\_CYCNT register holds the number of the CPU cycles. An ITM Trace record can be generated on every N CPU cycles, 1024 in our example. It is possible to setup the DWT to generate a CPU cycle counter ITM record every 64 to 16384 clocks by changing the **Every N Cycles** field in the **Complex Events** window. Since the JTAGjet-Trace emulator has an cycle accurate timestamp built-in, the CPU cycle counter is of little use in ETM tracing.

## ITM PC Sampling

You may choose to generate a PC sampling record by selecting **Emit PC Sample** in the **Complex Events** window, as shown below.




These settings will generate PC sample records in the ETM trace every specified number of CPU cycles, here 512. PC sampling may be used to aid statistical code profiling. **Code Coverage** and **Performance** profiling functionality is available in Chameleon only for conventional emulators that replace the CPU. In future implementations, both the **Code Coverage** module and **Performance** module will be enhanced to take advantage of the data available in the ETM trace.


The **Code Scope** window description found in the debugger contains useful PC statistics generated without the use of the ETM trace.

### ITM Timestamp

The ITM Timestamp feature can be turned on from within the **Complex Events** window.




The ITM Timestamp option instructs the ITM to add a timestamp to every ITM record transmitted to the trace:



ITM **TimeStamp** records (tagged) with a timestamp show the precise number of cycles taken by an event. The feature allows a profiling program to accurately locate events in time. Since the JTAGjet-Trace provides independent hardware based cycle-accurate timestamp for every sample, the ITM based timestamp does not provide any additional benefits.

# Appendix A – Connecting to Specific Boards

# Connecting to ST STM3210E EVAL Board



## Connecting to Keil MCBSTM32E Board

**Note:** There are two versions of Keil's MCBSTM32E board designated as Vers. 1 and Vers. 2. These orientation of the 20-pin ETM connector on these boards is different, as shown in the illustrations.







Vers. 2

# Document Revision History

| VERSION | DATE        | COMMENTS        |
|---------|-------------|-----------------|
| 1.00    | Oct 27 2008 | Initial Release |



UM-Cortex-M3-ETM 11.10.08.17.35 770