VIETNAM NATIONAL UNIVERSITY HO CHI MINH CITY HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY FACULTY OF COMPUTER SCIENCE AND ENGINEERING



LOGIC DESIGN WITH HDL

REPORT LAB 1

Students: Phạm Anh Tài 2350023

Phạm Ngọc Huy 2352404 Lục Tấn Phúc 2352935 Trần Đình Duy Khương 2352638



Ho Chi Minh City University of Technology Faculty of Computer Science and Engineering

I .Exercise

1) Exercise 1:

a)







Figure 1: 1-to-2 Decoder




b) Design a 2-to-1 Multiplexer





2) Exercise 2

- a) Test bench for the 2-to-1 Multiplexer
 - RTL code: This code represents the actual hardware design or behavior of the digital system. It describes how various registers and combinational logic elements are interconnected to perform a specific function.
- Testbench code: The testbench is used to verify the functionality of the RTL code. It generates input stimuli, applies them to the design under test, and checks the output responses against expected results.






Ho Chi Minh City University of Technology Faculty of Computer Science and Engineering

```
# run 1000ns
pinl=0, pin2=0, psel=0, pout=0
pinl=0, pin2=0, psel=1, pout=0
pinl=0, pin2=1, psel=0, pout=0
pinl=0, pin2=1, psel=1, pout=1
pinl=1, pin2=0, psel=0, pout=1
pinl=1, pin2=0, psel=1, pout=0
pinl=1, pin2=1, psel=0, pout=1
pinl=1, pin2=1, psel=0, pout=1
pinl=1, pin2=1, psel=1, pout=1
$finish called at time : 80 ns
```

b) Compare the Synthesis's Schematic and the RTL Analysis's schematic



- Synthesis's Schematic represents the synthesized netlist derived from the RTL code.
- RTL Analysis's schematic represents the code by logic gates illustrating the data flow, and structure of the RTL code.
- c) After that, run the Implementation, check the Utilization report in the Summary report in Project Summary for used resources.



3) Exercise 3:

a) Design a half-adder circuit using structural model.





Figure 3: Half-adder



c) Design a full-adder circuit using structural model. Reuse the half-adder module.





Figure 4: Full-adder ADD1 c_out 10 carry 11 ADD2 RTL AND carry sum sum c_in sum sum 11 ex3_halfadd RTL_XOR ex3_halfadd





d) Design a 4-bit ripple carry adder using structural model. Reuse the implemented full-adder.





Figure 5: 4-bit ripple carry adder

Testbench to simulate the implemented circuit:



4) Exercise 4






Figure 6: 2-bit comparator



Ho Chi Minh City University of Technology Faculty of Computer Science and Engineering






- The functions of each output of the 2-bit comparator:
- $a gt_b = (\overline{a_1}b_1 + \overline{a_1}\overline{a_0}b_0 + \overline{a_0}b_1b_0)'((b_1a_1)(b_0a_0))' + (\overline{a_1}b_1 + \overline{a_1}\overline{a_0}b_0 + \overline{a_0}b_1b_0)(b_1a_1)(b_0a_0)$
- $a lt_b = \overline{a_1}b_1 + \overline{a_1}\overline{a_0}b_0 + \overline{a_0}b_1b_0$
- $a_eq_b = (b_1a_1)(b_0a_0)$

• Schematic of 4-bit comparator:

Ho Chi Minh City University of Technology Faculty of Computer Science and Engineering





-Testbench waveform:

