

# 本科实验报告

课程名称: 计算机组成

姓名: TANG ANNA YONGQI

学 院: 计算机科学与技术学院

专 业: 计算机科学与技术(中加班)留学生

学 号: 3180300155



生活照:

指导教师: 刘海风,洪奇军

2020年 4月27日

# Lab 6 – CPU Design & Instruction Extension

Name: Anna Yongqi Tang ID: 3180300155 Major: 计算机科学与技术(中加班)留学生

Course: Computer Organization

## 1. Method and Experimental Steps




Figure 1 - topMod.sch\

This depicts the completion of lab 7. The purpose of this week's experiment was to add extensions to the controller and datapath so that it can process different classes of instructions. Jump, memory reference and branch instructions are now supported as well. The control signals are slightly different from the previous version of the controller. The .ucf for this program came from the provided courseware, and is linked to topMod.sch. Synthesis had minimal warnings, and implementation was successful. A programmable file has been generated and is ready for testing on the SWORD board.





Figure 2 – SCPU\_more.sch



 $Figure \ 3-Data\_path\_more.sch$ 

➤ ISE Project Navigator (P.20131013) - C:\Users\Anna\Desktop\Comp Org\Labs\Org05-08SCPU Design2020\Org05-08SCPU Design2020\Exp07\3180300155\_TANGANNAYONGQI\_07\OExp07-ExtSCPU.xise 
Till Edit View Project Source Process Tools Window Layout Help

Figure 4 – 3180300155\_TANGANNAYONGQI\_07




Figure 5 - .bit file generation



Figure 6 - .bit file generated in directory




Figure 7 - file hierarchy

# 2. Simulations and Observations

This lab requires a MIPS program to be designed and tested on the CPU. The DEMO program and datapath testing will be performed later. There is an inconsistency with the simulation below, compared to the one presented in the PowerPoint. I was unable to track down what caused the issue and used the Verilog Test Fixture presented in the slides as a benchmark. I also used last lab's simulation code for the controller, with the extended instructions added in.




Figure 8 – Datapath Simulation




Figure 9 - Controller Simulation

## Datapath Simulation

```
`timescale 1ns / 1ps
module Data path more Data path more sch tb();
// Inputs
  reg clk;
  reg rst;
  reg [1:0] Branch;
  reg [2:0] ALU Control;
  reg ALUSrc B;
  reg RegWrite;
  reg [31:0] Data in;
  reg [1:0] DatatoReg;
  reg RegDst;
  reg Jal;
  reg [25:0] inst field;
// Output
  wire [31:0] PC_out;
  wire zero;
  wire [31:0] ALU out;
  wire overflow;
  wire [31:0] Data_out;
// Bidirs
// Instantiate the UUT
   Data path more UUT (
             .PC out (PC out),
```

```
.clk(clk),
              .rst(rst),
             .Branch (Branch),
              .ALU_Control(ALU_Control),
              .zero(zero),
             .ALU out (ALU out),
             .overflow(overflow),
             .Data out(Data out),
             .ALUSrc_B(ALUSrc_B),
             .RegWrite(RegWrite),
             .Data in (Data in),
             .DatatoReg(DatatoReg),
              .RegDst(RegDst),
              .Jal(Jal),
              .inst_field(inst_field)
  );
// Initialize Inputs
     initial begin
             clk = 0;
             rst = 0;
             Branch = 0;
             ALU Control = 0;
             ALUSTC B = 0;
             RegWrite = 0;
             Data in = 0;
             DatatoReg = 0;
             RegDst = 0;
             Jal = 0;
             inst field = 0;
             #20
             rst = 0;
             ALU Control = 3'b100;
             RegWrite = 1;
             RegDst = 1;
             inst_field = 26'b00000_00000_00001_00000_100111;
              #20;
             ALU Control = 3'b111;
             inst field = 26'b00000 00001 00010 00000 101010;
             #20;
             Branch = 0;
             ALU Control = 3'b010;
             ALUSTC B = 0;
             RegWrite = 1;
             RegDst = 1;
             inst_field = 26'b00010_00010_00011_00000_100000;
             #20;
             inst_field = 26'b00011_00010_00100_00000_1000000;
             #20;
             inst field = 26'b00100 00011 00101 00000 100000;
             #20;
             inst_field = 26'b00101_00100_00110_00000_100000;
             inst field = 26'b00110 00101 00111 00000 100000;
```

```
#20;
inst field = 26'b00111 00110 01000 00000 1000000;
#20;
inst field = 26'b01000 00111 01001 00000 100000;
#20;
inst field = 26'b01001 01000 01010 00000 100000;
#20;
inst field = 26'b01010 01001 01011 00000 100000;
#20;
inst field = 26'b01011 01010 01100 00000 1000000;
inst field = 26'b01100 01011 01101 00000 100000;
inst field = 26'b01101 01100 01110 00000 100000;
inst field = 26'b01110 01101 01111 00000 100000;
#20;
inst field = 26'b01111 01110 10000 00000 100000;
#20;
inst field = 26'b10000 01111 10001 00000 100000;
inst field = 26'b10001 10000 10010 00000 100000;
inst field = 26'b10010 10001 10011 00000 100000;
inst field = 26'b10011 10010 10100 00000 100000;
#20;
inst field = 26'b10100 10011 10101 00000 100000;
#20;
inst field = 26'b10101 10100 10110 00000 100000;
#20;
inst field = 26'b10110 10101 10111 00000 100000;
#20;
inst field = 26'b10111 10110 11000 00000 100000;
inst field = 26'b11000 10111 11001 00000 100000;
inst field = 26'b11001 11000 11010 00000 100000;
inst field = 26'b11010 11001 11011 00000 100000;
#20;
inst field = 26'b11011 11010 11100 00000 100000;
inst field = 26'b11100 11011 11101 00000 100000;
inst field = 26'b11101 11100 11110 00000 100000;
inst field = 26'b11110 11101 11111 00000 100000;
#20;
end
always begin
      clk=0;#10;
      clk=1; #10;
end
```

#### Controller Simulation

```
module SCPU ctrl moreSim;
       // Inputs
       reg [5:0] OPcode;
       reg [5:0] Fun;
       reg MIO_ready;
      reg zero;
      // Outputs
      wire RegDst;
      wire ALUSrc B;
      wire [1:0] DatatoReg;
      wire Jal;
      wire [1:0] Branch;
      wire RegWrite;
      wire [2:0] ALU_Control;
      wire mem w;
      wire CPU MIO;
      // Instantiate the Unit Under Test (UUT)
       SCPU_ctrl_more uut (
              .OPcode (OPcode),
              .Fun (Fun),
             .MIO_ready(MIO_ready),
             .zero(zero),
             .RegDst (RegDst),
              .ALUSrc B(ALUSrc B),
             .DatatoReg(DatatoReg),
              .Jal(Jal),
              .Branch (Branch),
              .RegWrite(RegWrite),
              .ALU Control (ALU Control),
              .mem_w(mem_w),
              .CPU_MIO(CPU_MIO)
      );
       initial begin
             // Initialize Inputs
             OPcode = 0;
             Fun = 0;
             MIO ready = 0;
             zero = 0;
             // Wait 100 ns for global reset to finish
             #100;
             // Add stimulus here
             OPcode = 6'b0000000; //ALU??,?? ALUop=2'b10; RegDst=1; RegWrite=1
             Fun = 6'b100000;  //add,??ALU Control=3'b010
             #100;
             Fun = 6'b100010;
                                 //sub,??ALU Control=3'b110
             #100;
             Fun = 6'b100100;
                                 //and,??ALU Control=3'b000
              #100;
             Fun = 6'b100101;
                                 //or,??ALU Control=3'b001
              #100;
```

```
Fun = 6'b101010;
                                //slt,??ALU Control=3'b111
             #100;
             Fun = 6'b100111;
                               //nor,??ALU Control=3'b100
             #100;
             Fun = 6'b000010;
                               //srl,??ALU Control=3'b101
             #100;
             Fun = 6'b010110; //xor,??ALU Control=3'b011
             #100;
             Fun = 6'b111111; //??
             #100;
             OPcode = 6'b100011;//load??,?? ALUop=2'b00, RegDst=0,
                           // ALUSrc B=1, MemtoReg=1, RegWrite=1
             OPcode = 6'b101011;
             #100; //store??,??ALUop=2'b00, mem w=1, ALUSrc B=1
             OPcode = 6'b000100;//beq??,?? ALUop=2'b01, Branch=1
             #100;
             OPcode = 6'b000010;//jump??,?? Jump=1
             #100;
             OPcode = 6'b001010; //slti??,??ALUop=2'b11, RegDst=0,
                        //ALUSrc B=1, RegWrite=1
             OPcode = 6'h3f;
                                      //??
             Fun = 6'b000000;
                                      //??
      end
endmodule
```

### 3. Conclusion

This lab was conceptually simple, and it was just basically an extension of lab 6. The simulation was also a bit odd to understand. I am looking forward to implementing this completed lab onto the SWORD board, and seeing what output comes out after running the demo MIPS program.

## 4. Source Code

#### SCPU\_ctrl\_more.v

```
module SCPU ctrl more(
                     input[5:0]OPcode,   //Opcode
input[5:0]Fun,   //Function
                     input MIO ready, //CPU Wait
                     input zero,
                     output reg RegDst,
                      output reg ALUSrc B,
                     output reg [1:0] DatatoReg,
                     output reg Jal,
                     output reg [1:0]Branch,
                      output reg RegWrite,
                     output reg [2:0]ALU Control,
                      output reg mem w,
                      output reg CPU MIO
    );
`define CPU ctrl signals
{RegDst,ALUSrc B,DatatoReg,Jal,Branch,RegWrite,ALU Control,mem w,CPU MIO}
       always @* begin
        case (OPcode)
             6'b000000: begin
```

```
case (Fun)
                     6'b100000: `CPU ctrl signals = 13'b1000000101000; //add
                   6'b100010: `CPU_ctrl_signals = 13'b1000000111000; //sub
                   6'b100100: `CPU ctrl signals = 13'b1000000100000; //and
                   6'b100101: `CPU_ctrl_signals = 13'b1000000100100; //or
                   6'b100110: `CPU ctrl signals = 13'b1000000101100; //xor
                  6'b100111: `CPU_ctrl_signals = 13'b1000000110000; //nor 6'b101010: `CPU_ctrl_signals = 13'b1000000111100; //slt
                   6'b000010: `CPU_ctrl_signals = 13'b1100000110100; //srl
                   6'b001000: `CPU_ctrl_signals = 13'b1000011000000; //jr
                   6'b001001: `CPU ctrl signals = 13'b10111111100000; //jalr
               endcase
             end
       6'b100011: begin `CPU ctrl signals = 13'b0101000101000; end //load
       6'b101011: begin `CPU ctrl signals = 13'b0101000001010; end //store
       6'b000100: begin
              if (zero == 1'b1) `CPU_ctrl_signals = 13'b0000001011000; //beq
              else `CPU ctrl signals = 13'b0000000011000;
              end
       6'b000101: begin
             if (zero == 1'b0) `CPU ctrl signals = 13'b0000000011000; //bne
             else `CPU ctrl signals = 13'b0000001011000;
       6'b000010: begin `CPU ctrl signals = 13'b0000010000000; end //jump
       6'b001010: begin `CPU ctrl signals = 13'b0100000111100; end //slti
       6'b001110: begin `CPU ctrl signals = 13'b0100000101100; end //xori
       6'b000011: begin `CPU ctrl signals = 13'b0011110100000; end //jal
       default: begin `CPU ctrl signals = 13'b000000000000; end
       endcase
       end
endmodule
```