

本科实验报告

课程名称: 计算机组成

姓名: TANG ANNA YONGQI

学 院: 计算机科学与技术学院

专 业: 计算机科学与技术(中加班)留学生

学 号: 3180300155



生活照:

指导教师: 刘海风,洪奇军

2020年 5月30日

Lab 11 – Multicycle CPU Controller Design

Name: Anna Yongqi Tang ID: 3180300155 Major: 计算机科学与技术(中加班)留学生

Course: Computer Organization

1. Method and Experimental Steps




Figure 1 - topMod.sch

Lab 11 is a continuation of labs 9 and 1, which concentrate on a multicycle CPU implementation. before, an HDL implementation was used to implement the top module instead of the schematic pictured above. The main task of this experiment was to replace the Multi_CPU's controller ngc with an actual implementation. The .ucf for this program came from the provided courseware, and is linked to topMod.v. Synthesis had minimal warnings, and implementation was successful. A programmable file has been generated and is ready for testing on the SWORD board. The above diagram was retrieved from the lab PowerPoint. No schematic has been drawn for this experiment.




Figure 2 – M datapath.sch

Instead of using the suggested schematic (pictured above), the M_datapath was constructed in HDL as well. This CPU currently supports 9 instructions: add, sub, and, or, slt, nor, lw, sw, beq and j. With the newly implemented controller, it sets the different controls for the instructions based on the FSM model. For each state/circle in the FSM, we define different value controls. The opcodes are also set accordingly in this module. After the controller finishes processing each module, it goes back to the instruction fetch stage.




Figure 3 – 3180300155_TANGANNAYONGQI_11



Figure 4 - .bit file generation



Figure 5 - .bit file generated in directory





Figure 6 - file hierarchy

2. Simulations and Observations

This lab requires a MIPS program (MCPU_DEMO9.coe) to be tested on the multicyle CPU. The demo will be performed later in a future exercise. The controller module was simulated in this lab. Results seemed to be consistent with my predictions.

ctrl Simulation



ctrlSim.v

```
module ctrlSim;
       // Inputs
       reg clk;
       reg reset;
       reg [31:0] Inst_in;
       reg zero;
      reg overflow;
      reg MIO ready;
      // Outputs
      wire MemRead;
      wire MemWrite;
      wire [2:0] ALU operation;
      wire [4:0] state out;
      wire CPU MIO;
      wire IorD;
      wire IRWrite;
      wire [1:0] RegDst;
      wire RegWrite;
      wire [1:0] MemtoReg;
      wire ALUSrcA;
      wire [1:0] ALUSTCB;
      wire [1:0] PCSource;
      wire PCWrite;
      wire PCWriteCond;
      wire Branch;
       // Instantiate the Unit Under Test (UUT)
       ctrl uut (
              .clk(clk),
              .reset(reset),
              .Inst_in(Inst_in),
              .zero(zero),
              .overflow(overflow),
              .MIO_ready(MIO_ready),
              .MemRead (MemRead),
              .MemWrite (MemWrite),
              .ALU_operation(ALU_operation),
              .state_out(state_out),
              .CPU_MIO(CPU_MIO),
              .IorD(IorD),
              .IRWrite(IRWrite),
              .RegDst (RegDst),
              .RegWrite(RegWrite),
              .MemtoReg (MemtoReg),
              .ALUSrcA(ALUSrcA),
              .ALUSrcB (ALUSrcB),
              .PCSource (PCSource),
              .PCWrite(PCWrite),
              .PCWriteCond(PCWriteCond),
              .Branch (Branch)
       );
       initial begin
              // Initialize Inputs
```

```
clk = 0;
             reset = 0;
             Inst in = 0;
             zero = 0;
             overflow = 0;
             MIO ready = 0;
             // Wait 100 ns for global reset to finish
             #50;
             reset=1;
             #60;
             reset=0;
             MIO ready=1;
             Inst in = 32'h014B4820; //add t1, t2, t3
             Inst in = 32'h2014003f; //addi s4, zero, 3f
             #50;
             Inst in = 32'h11600005; //beq t3, zero, 5
             #50;
             Inst in = 32'h0800000c; //j 12
             #50;
             Inst in = 32'h00000000;
             #50;
      end
      always begin
             clk=0;
             #20;
             clk=1;
              #20;
      end
endmodule
```

3. Conclusion

This week's lab was an overview and a HDL implementation of the FSM model used to represent a multicycle CPU's controller unit. It reinforced the material that was taught in class, and it was interesting to see how a visual model would be represented in something more applicable like Verilog. As we are near completion of the Computer Organization labs, I look forward to completing the multicycle CPU.

4. Source Code

All modules and components were either retrieved from previous labs or directly taken from the given files.

Controller – multi_ctrl_IO.v

```
module ctrl(input clk,
input reset,
input [31:0] Inst_in,
input zero,
```

```
input overflow,
                           input MIO ready,
                           output reg MemRead,
                           output reg MemWrite,
                           output reg[2:0]ALU operation,
                           output [4:0] state out,
                           output reg CPU MIO,
                           output reg IorD,
                           output reg IRWrite,
                           output reg [1:0] RegDst,
                           output reg RegWrite,
                           output reg [1:0] MemtoReg,
                           output reg ALUSrcA,
                           output reg [1:0]ALUSrcB,
                           output reg [1:0] PCSource,
                           output reg PCWrite,
                           output reg PCWriteCond,
                           output reg Branch
wire Rtype, LS, IBeq, Jump, Load, Store;
wire[5:0] OP = Inst_in[31:26];
reg[3:0] state;
reg[1:0] ALUop;
parameter IF = 4'b0000, ID = 4'b0001, Mem Ex = 4'b0010, Mem RD = 4'b0011,
                   LW WB = 4'b0100, Mem W = 4'b0101, R Exc = 4'b0110, R WB = 4'b0111,
                   Beq Exc= 4'b1000, J= 4'b1001, Error = 4'b1111;
define Datapath signals {PCWrite, PCWriteCond,IorD, MemRead, MemWrite,IRWrite, MemtoReg,
PCSource, ALUSrcA, ALUSrcB, RegWrite, RegDst, Branch, ALUop, CPU MIO}
parameter value0 = 20'b10010100000010000000,
                                                  value1 = 20'b0000000000110000000,
            value2 = 20'b00000000001100000000, value3 = 20'b001100000000000001,
            value4 = 20'b00000001000001000000, value5 = 20'b001010000000000001,
            value6 = 20'b0000000000100000100, value7 = 20'b000000000001010000,
            value8 = 20'b01000000011000001010, value9 = 20'b1000000010000000000;
parameter AND=3'b000, OR=3'b001, ADD=3'b010, SUB=3'b110, NOR=3'b100, SLT=3'b111, XOR=3'b011,
SRL=3'b101;
                                          //if OP=000000 then Rtype = 1
assign Rtype = ~ | OP;
assign LS = (OP == 6'b10x011) ? 1 : 0; //if OP=10x011 then LS = 1
assign IBeq = (OP == 6'b000100) ? 1 : 0; //if OP=000100 then Ibeq = 1 assign Jump = (OP == 6'b000010) ? 1 : 0; //if OP=000010 then Jump = 1
assign Load = (OP == 6'b100011) ? 1 : 0; //if OP=100011 then Load = 1
assign Store = (OP == 6'b101011) ? 1 : 0; //if OP=101011 then Store = 1
always @ (posedge clk or posedge reset)
   if (reset==1) state <= IF;</pre>
    else
           case (state)
                   IF: if(MIO ready) state <= ID;</pre>
                            else state <= IF;</pre>
                   ID: case (Inst in[31:26])
                                                                 //R-type OP
                                   6'b000000: state <= R Exc;
                                   6'b100011: state <= Mem Ex;
                                   6'b101011: state <= Mem Ex; //SW
                                   6'b000100: state <= Beq Exc; //beq
                                   6'b000010: state <= J; //jump
                                   default: state <= Error;</pre>
                           endcase
                   Mem_Ex: if(Inst_in[29]) state <= Mem_W;</pre>
                                     else state <= Mem RD;</pre>
                   Mem RD: state <= LW WB;
```

```
LW WB: state <= IF;
                  Mem_W: state <= IF;</pre>
                  R Exc: state <= R WB;
                  R WB: state <= IF;
                  Beq_Exc: state <= IF;</pre>
                  J: state <= IF;
                  Error: state <= Error;</pre>
                  default: state <= Error;</pre>
           endcase
always @ * begin
                                         //state
    case(state)
       IF:
                     `Datapath signals = value0;
       ID:
                  `Datapath signals = value1;
       `Datapath_signals = value4;
       LW WB:
                      `Datapath_signals = value5;
       Mem W:
                  `Datapath_signals = value6;

`Datapath_signals = value7;
        R Exc:
        R WB:
        Beq_Exc: `Datapath signals = value8;
                  `Datapath_signals = value9;
       default: `Datapath_signals = value0;
   endcase
end
always @ * begin
   case (ALUop)
       2'b00: ALU_operation = 3'b010; //add????
        2'b01: ALU operation = 3'b110; //sub????
        2'b10:
        case (Inst in[5:0])
           6'b100000: ALU_operation = ADD;
            6'b100010: ALU operation = SUB;
            6'b100100: ALU operation = AND;
            6'b100101: ALU operation = OR;
            6'b100111: ALU_operation = NOR;
            6'b101010: ALU_operation = SLT;
6'b000010: ALU_operation = SRL;
                                                 //shfit 1bit right
            6'b000000: ALU operation = XOR;
           default: ALU_operation = ADD;
        endcase
        2'b11: ALU operation = 3'b111;
                                                 //slti
    endcase
endmodule
```