

# 本科实验报告

课程名称: 计算机组成

姓名: TANG ANNA YONGQI

学 院: 计算机科学与技术学院

专业: 计算机科学与技术(中加班)留学生

学 号: 3180300155



生活照:

指导教师: 刘海风,洪奇军

2020年 4月18日

# Lab 5 – Controller Design

Name: Anna Yongqi Tang ID: 3180300155 Major: 计算机科学与技术(中加班)留学生

Course: Computer Organization

# 1. Method and Experimental Steps




Figure 1 - topMod.sch

This depicts the completion of lab 6. The purpose of this week's experiment was to see how a controller in a processor works, in conjunction with the datapath. This CPU is a single-cycle implementation. The top module is from lab 4, and only the SCPU module was modified. Control is the hardware that tells the datapath what to do, when processing data. An extra control signal (ALU\_Control) is added. The controller consists of the main decoder, and the ALUOp decoder. Currently, this CPU should be able to support the current instructions: add, sub, and, or, slt, nor, srl, xor, slti. Instruction memory and data memory were not implemented in this week's lab. The .ucf for this program came from the provided

courseware, and is linked to topMod.sch. Synthesis had minimal warnings, and implementation was successful. A programmable file has been generated and is ready for testing on the SWORD board.

> ISE Project Navigator (P.20131013) - C\Users\Anna\Desktop\Comp Org\Labs\Org05-08SCPU Design2020\Org05-08SCPU Design2020\Cxp06\3180300155\_TANGANNAYONGQI\_06\OExp06-OwnSCPU.xise - [topMod.sch]

☐ File Edit View Project Source Process Add Tools Window Layout Help

Figure 3 - 3180300155 TANGANNAYONGQI 06




Figure 4 - .bit file generation



Figure 5 - .bit file generated in directory




Figure 6 - file hierarchy

# 2. Simulations and Observations

This lab requires a MIPS program to be designed and tested on the CPU. The DEMO program and datapath testing will be performed later. There is an inconsistency with the simulation below, compared to the one presented in the PowerPoint. I was unable to track down what caused the issue, and used the Verilog Test Fixture presented in the slides as a benchmark.




Figure 7 – Controller Simulation

#### Controller Simulation

```
module scpuctrlSim;
      // Inputs
      reg [5:0] OPcode;
      reg [5:0] Fun;
      reg MIO ready;
      // Outputs
      wire RegDst;
      wire ALUSrc B;
      wire MemtoReg;
      wire Jump;
      wire Branch;
      wire RegWrite;
      wire mem w;
      wire [2:0] ALU Control;
      wire CPU MIO;
      // Instantiate the Unit Under Test (UUT)
      SCPU ctrl uut (
             .OPcode (OPcode),
             .Fun (Fun),
             .MIO ready (MIO ready),
             .RegDst(RegDst),
             .ALUSrc B(ALUSrc B),
             .MemtoReg (MemtoReg),
             .Jump (Jump),
             .Branch (Branch),
             .RegWrite(RegWrite),
             .mem w(mem w),
             .ALU Control (ALU Control),
             .CPU MIO(CPU MIO)
```

```
initial begin
            // Initialize Inputs
            OPcode = 0;
            Fun = 0;
            MIO ready = 0;
            #40;
            // Wait 100 ns for global reset to finish
            // Add stimulus here
            OPcode = 6'b000000; //ALU??,?? ALUop=2'b10; RegDst=1; RegWrite=1
            Fun = 6'b100000; //add,??ALU_Control=3'b010
            #20;
            Fun = 6'b100010; //sub,??ALU Control=3'b110
            #20;
            Fun = 6'b100100; //and,??ALU Control=3'b000
            #20;
            Fun = 6'b100101; //or,??ALU Control=3'b001
            #20;
            Fun = 6'b101010; //slt,??ALU Control=3'b111
            #20;
            Fun = 6'b100111; //nor,??ALU Control=3'b100
            #20;
            Fun = 6'b000010; //srl,??ALU Control=3'b101
            #20;
            Fun = 6'b010110; //xor,??ALU Control=3'b011
            #20;
            Fun = 6'b1111111; //??
            #1;
            OPcode = 6'b100011;//load??,?? ALUop=2'b00, RegDst=0,
                         // ALUSrc B=1, MemtoReg=1, RegWrite=1
            OPcode = 6'b101011;
            #20; //store??,??ALUop=2'b00, mem w=1, ALUSrc B=1
            OPcode = 6'b000100;//beq??,?? ALUop=2'b01, Branch=1
            #20;
            OPcode = 6'b000010;//jump??,?? Jump=1
            OPcode = 6'b001010; //slti??,??ALUop=2'b11, RegDst=0,
                              //ALUSrc B=1, RegWrite=1
            OPcode = 6'h3f;
                                   //??
            Fun = 6'b000000;
                                    //??
      end
endmodule
```

### 3. Conclusion

This lab was conceptually simple, but it was a bit troublesome to implement. The simulation was also a bit odd to understand. I am looking forward to implementing this completed lab onto the SWORD board, and seeing what output comes out after running the demo MIPS program.

### 4. Source Code

## Controller-SCPU\_ctrl.v

```
module SCPU ctrl( input[5:0]OPcode, //OPcode
                  input[5:0]Fun,
                                   //Function
                  input MIO ready, //CPU Wait
                  output reg RegDst,
                  output reg ALUSrc B,
                  output reg MemtoReg,
                  output reg Jump,
                  output reg Branch,
                  output reg RegWrite,
                  output wire mem w,
                  output reg [2:0]ALU Control,
                  output reg CPU MIO);
      reg MemRead, MemWrite, ALUop1, ALUop0;
   `define CPU ctrl signals{RegDst,ALUSrc B,MemtoReg,RegWrite,
           MemRead, MemWrite, Branch, Jump, ALUop1, ALUop0}
      assign mem w = MemWrite&&(~MemRead);
            always@* begin
                  case (OPcode)
                  6'b001010:begin `CPU ctrl signals = 10'b0101 0000 11; end
                  6'b000000:begin `CPU ctrl signals = 10'b1001 0000 10; end
                  6'b100011:begin `CPU ctrl signals = 10'b0111 1000 00; end
                  6'b101011:begin `CPU ctrl signals = 10'b1100 0100 00; end
                  6'b000100:begin `CPU_ctrl_signals = 10'b1000_0010_01; end
                  6'b000010:begin `CPU ctrl signals = 10'b1000 0001 10; end
                  default: begin `CPU ctrl signals = 10'b0000 0000 00; end
                  endcase
                  end
           always @* begin
           case({ALUop1,ALUop0})
           2'b00: ALU Control = 3'b010;
                                                     //add????
           2'b01: ALU Control = 3'b110;
                                                      //sub????
           2'b10:
                  case (Fun)
                        6'b100000: ALU Control = 3'b010;
                                                           //add
                        6'b100010: ALU Control = 3'b110;
                                                           //sub
                        6'b100100: ALU Control = 3'b000; //and
                        6'b100101: ALU Control = 3'b001;
                                                           //or
                        6'b101010: ALU Control = 3'b111;
                                                           //slt
                        6'b100111: ALU Control = 3'b100;
                                                           //nor:~(A | B)
                                                           //srl
                        6'b000010: ALU Control = 3'b101;
                        6'b010110: ALU Control = 3'b011;
                                                           //xor
                        default: ALU Control=3'bx;
                        endcase
           2'b11: ALU Control = 3'b110;
                                                      //slti
          endcase
           end
```