# 浙江大学 2011~2012 学年 春夏 学期 《 计算机组成 》课程期末考试试卷 (A)

课程号: \_\_\_21186031 \_\_,开课学院: <u>计算机学院/软件学院</u>

任课 老师:

考试试卷: VA 卷、B 卷 (请在选定项上打V)

考试形式: 闭卷,允许带一页A4纸手写笔记入场,笔记署名,不得互借

交卷方式: \_ 试卷名字朝外对折整齐,草稿纸、笔记与试卷一起上交 \_。

M2. 17

考试日期: 2012年06月18日(10:30~12:30),考试时间: 120分钟

诚信考试,沉着应考,杜绝违纪。

~===

考生姓名	·	字*	<b>庁:</b>									
题序	一.10	二.20	三.25	四.30	五.15	总 分.100						
得分												
评卷人												

## I. True or False (10x1%; $\sqrt{/x}$ )

-10 11 11 A-

		•	-, .,							
eg.	1	2	3	4	5	6	7	8	9	10
$\sqrt{}$										

eg: TLB: translation-lookaside buffer

- 1, Good design demands no compromise
- 2. callee-saved register: A register saved by the routine making a procedure call.
- 3. pseudoinstruction: A common variation of assembly language instructions often treated as if it were an instruction in its own right.
- biased notation: A notation that represents the most negative value by 00.....00two and the most positive value by 11.....11two, with 0 typically having the value 10.....00two, thereby biasing the number such that the number plus the bias has a nonnegative representation.
- 5. write-through: A scheme that handles writes by updating values only to the block in the cache, then writing the modified block to the lower level of the hierarchy when the block is replaced.
- 6. SRAM needs be refreshed periodically.
- 7. The ability to share functional units within the execution of a  $\times$  single instruction is the only advantage of a multicycle design.
- 8. In virtual memory, the number of entries of a page table is equals  $\times$  to the physical page number.

- 9. asynchronous bus: A bus that uses a handshaking protocol for  $\sqrt{}$  coordinating usage rather than a clock; can accommodate a wide variety of devices of differing speeds.
- 10. The advantage of polling is that it can save a lot of processor  $\boldsymbol{\times}$  time.

eg.	1	2	3	4	5	6	7	8	9	10
С	С	С	В	С	D	В	С	А	В	С
. 1KB :	means	() B:	bytes 1000	0	C: 1	024		D: 10	24*102	4
①I ②P num ③M ④E	nstruc rogram bers. ake th	compute tion a s can e comm nstruc	re rep be sto	eresent ered in se fast an be	ed as memor	number y to b	s. e read y exec	or wr		
A:	cording 0xFF00 0xFF80	_	e IEE	E754 si	B: 02	orecisi xFF100 <sub>-</sub> xFFFFF <sub>-</sub>	_0000	) i	_s -∞.	
	nory (_ SRAM	) n		pe refi DRAM	reshed	_	dically PROM		D: FLA	ASH
A: B: C:	Compul Capaci Confli	ng asso sory m ty mis ct mis ree mi	isses( ses ses(cc	cold-s	tart m	isses)				
add		n 8Kx8b of the	chip v			ns the	addres		TH is	
		tual m					follo	owing w	√ill be	e run

7. Consider a virtual memory system with 32-bit virtual byte address, 4KB/page, 32 bits each entry. The physical memory is 512MB. Then, the total size of page table needs (\_\_\_\_).

B: test TLB hit

D: test dirty bit

A: 1MB B: about 3MB C: 4MB D:

 $\,$  Which of the following I/O mechanisms requires the least hardware support?

A: Polling B: Interrupt

C: DMA

D: All the above don't require hardware support at all

A: test cache hit

C: test physical memory hit

(\_\_\_\_) is not a BUS. 9、

A: PCI

B: CPI

C: ISA D: SCSI

10. The major disadvantage of a bus is ( ).

A: versatility

B: Low cost

C: To create a communication bottleneck

D: Slower data access

#### III. (25%):

1) (10%) Put the corresponding letters for each 32-bit value in order from least to greatest.

(Hint: the question isn't asking you to write down what each one is, it only asks for the relative order!)

A: 0xFF000000 (IEEE754 single precision)

B: 0xFF000000 (2's complement)

C: 0xFF000000 (sign-magnitude)

D: 0xFF000000 (biased notation移码)

E: 0xF0000000 (2's complement)

F: 0xF0000000 (1's complement)

Least← A F C E B D →
----------------------

2) (15%): Suppose float \$s1>\$s0>0; \$s3=0xFF000000, \$s4=0x00800000. Try to do the MIPS programming for making:

$$$s2 = $s1 + $s0.$$

OR	\$S5,\$S4,\$S3;0xFF80_0000	R1:	SLT	\$T4,\$\$T0,\$T1
NOR	\$\$6,\$\$5,\$\$5;0x007F FFFF		BEQ	\$T4,\$ZERO,R2
AND	\$T1,\$S1,\$S5;e1		SRL	\$T2,\$T2,1 ;->
AND	\$T0,\$S0,\$S5;e0		ADD	\$T0,\$T0,\$S4
AND	\$T3,\$S1,\$S6;		J	R1
OR	\$T3,\$T3,\$S4;M1	R2:	ADD	\$T3,\$T3,\$T2;+
AND	\$T2,\$S0,\$S6;	R3:	AND	\$T4,\$T3,\$S3
OR	\$T2,\$T2,\$S4;M0		BEQ	\$T4,\$ZERO,R4
			SRL	\$T3,\$T3,1
			ADD	\$T1,\$T1,\$S4
			J	R3:
		R4:	AND	\$T3,\$T3,\$S6
			ADD	\$S2,\$T1,\$T3
		#		

### IV, (30%): Memory

1) (15%): Consider a memory system with the following properties:

	R/W time						
Cache	2ns	256KB					
DRAM	20ns	4GB					
Disk	20ms	400GB					

We use TAG at Cache and Page Table in virtual memory for data addressing. Try to make a quantitative analysis (abla for the questions:

- 1. Why does Cache and Virtual take different way? Shell we use Page-Table (Block-Table) for Cache?
- 2. Why don't use direct-mapping or set-associative in virtual memory?
- 1、设: 16B/Block

Block table = (4G/16) \*  $(\log(256K/16)+1)$  /8 = 256M\*15/8 = 120MB 2、全相联可提高命中率。

2) (15%) 1G main memory, byte-addressing, 128KB Cache. Now a data locate at 0x123456 (byte-addressing), will mapping to which cache unit in different situation below, and how about its TAG and Total cache size?

0x123456	The data will Mapping to	TAG	Tatal Size	
UNIZGIO	(block(s))	TAG for the data(Hex)	bits	racar bize
Direct-mapped, 16 bytes/block	0x345	0x9	15	(15+1) *8K/8+ 128K=144KB
Direct-mapped, 64 bytes/block	0xD1	0x9	15	(15+1) *2K/8+ 128K=132KB
2-Way set associative 16 bytes/block	0x345 *2+0,+1	0x12	16	(16+1) *8K/8+ 128K=145KB
4-Way set associative 32 bytes/block	0x1A2 *4+0,+1,+2,+3	0x24	17	(17+1) *4K/8+ 128K=137KB

V, (15%) Design: Multicycle CPU implementation

MIPS is a register-register architecture, where arithmetic source and destinations must be registers. But let's say we wanted to add a register-memory instruction to the multicycle datapath:

Addm rd, rs, rt # rd = rs + Mem[rt]

#### 1.(3%) Machine code in Binary:

	, ,	٠,-					-					· z ,																			
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0
	0	рC	od	9																											
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0

- 2.(4%) show what changes are needed to support addm in the multicycle datapath.
- 3.(8%) Complete this finite state machine diagram for the addm instruction. Be sure to include any new control signals you may have added.

