

# Quiz 3

Anna Tang

3180300155

- 1) C (ROM)
- 2) B
- 3) False, CPU consists of controller and datapath
- 4) True
- 5) C (60%)

6)

1

avg MIPS Time =  $R_s \times 2 \times T + (1 - R_s) \times 1 \times T$

$= 2R_s T + T(1 - R_s)$

$= 2R_s T + T - R_s T$

$= R_s T + T$

$= T(R_s + 1)$

let  $R_s = \text{ratio of 1-inc}$

assume  $CPI = 2$

let  $T = 1$

1-inc  $\$rt, \text{address}(\$rs)$

in  $\$rs, 4(\$rt)$

addi  $\$rt, \$rt, 1$  } 2 cycles

because there are 2 cycles in the hardware implementation, it is more ideal if the percentage of 1-inc instructions take up more than 10%.

implemen = 1.1 T

ration time 1.1 T = T(R\_s + 1)


1.1 = R\_s + 1

R\_s = 0.1

→ 10%

10%

7)




1) instruction Format  
ADD rd rs rt

| Field | op      | rs      | rt      | rd      | shamt  | funct |
|-------|---------|---------|---------|---------|--------|-------|
| bits  | [31:26] | [25:21] | [20:16] | [15:12] | [11:6] | [5:0] |

Not used

3)



**FIGURE 5.38** The complete finite state machine control for the datapath shown in Figure 5.28. The labels on the arcs are conditions that are tested to determine which state is the next state; when the next state is unconditional, no label is given. The labels inside the nodes indicate the output signals asserted during that state; we always specify the setting of a multiplexor control signal if the correct operation requires it. Hence, in some states a multiplexor control will be set to 0.