

**本科实验报告**

|  |  |
| --- | --- |
| 课程名称： | 计算机组成 |
| 姓 名： | TANG ANNA YONGQI |
| 学 院： | 计算机科学与技术学院 |
| 专 业： | 计算机科学与技术（中加班）留学生 |
| 学 号： | 3180300155 |
| 生活照： |  |
| 指导教师： | 刘海风，洪奇军 |

2020年 6月18日

Final Report– Multi-Cycle CPU Implementation

**Name:** Anna Yongqi Tang **ID:** 3180300155 **Major:** 计算机科学与技术（中加班）留学生

**Course:** Computer Organization

**Date:** 2020-06-18 **Instructor:** 洪奇军

1. **Experiment Objectives and Requirements**

* Understand and implement a multi-cycle CPU design that supports at least the following instructions:
  + R-Type: add, sub, and, or, xor, nor, slt, srl, jr, jalr
  + I-Type: addi, andi, ori, xori, lui, lw, sw, beq, bne, slti
  + J-Type: j, jal
* Datapath Design
  + Mandate memory management and ALU operations
* Controller Design
  + Set to send the appropriate control signals to the datapath for each instruction
* Design testing procedures

1. **Content and Principles of the Experiment**

* **CPU Organization**

The central processing unit (CPU), consist of two main components – the control unit and datapath. As depicted, the datapath follows the program instructions and performs arithmetic operations to get the result. The controller tells the datapath what to do and what components to use, by asserting different control signals.




Figure - CPU Organization

* **MIPS Instructions**

A MIPS instruction is broken up into different fields, specifying the registers and operations used for when it is processed. R-type, I-type and J-type do not share the same format. An instruction consists of 32-bits and contains all the information needed to be processed in the CPU.

Note the different destination registers, where R-type would use the rd field and I-type would use the rt field.


****

Figure - MIPS Instruction Field

* **Differences Between Multi-Cycle and Single-Cycle**

The multi-cycle CPU is more efficient, because it can work with smaller and multiple clock cycles for each instruction, while the single-cycle implementation only has one set cycle length. Many instructions could finish execution in a shorter clock cycle, and this could potentially build up wasted time. Multi-cycle implementation allows units to be used multiple times, but not always simultaneously in the same clock cycle. Here, we assume that an instruction takes up multiple clock cycles, and each step will take one clock cycle to completion.

Hardware is significantly reduced in the multi-cycle implementation, most noticeably the lack of adders and the memory units. Functional units are now “shared”, but multiplexers are widened to support routing the proper data to other parts of the CPU. Additional registers are added to every major unit, and data is held until used in a subsequent clock cycle.




Figure - Top-level of MCPU

* **Instruction and Data Memory**

Unlike the single-cycle CPU, the instruction memory, and data memory units here are merged into one single RAM component. Instructions are still fetched from this unit, and data memory can be accessed and written when necessary signals are asserted. This is solely referred as the memory unit of the multi-cycle CPU.

* **The Datapath**

The datapath implemented in this course has the following components – instruction and data memory, instruction register, memory data register, register file, ALU, program counter, shifters and a 32-bit sign extender.



Figure - Top Diagram of Lab MCPU

* + **Instruction Register (IR)** - The IR is one of the additional temporary registers that are implemented in a multi-cycle CPU. Its purpose is to hold the instruction until completion. It receives the 32-bit instruction as input from the memory unit, and outputs each field needed by the other components.
  + **Memory Data Register (MDR)** - The MDR is one of the additional temporary registers that are implemented in a multi-cycle CPU. It holds data only between a pair of adjacent clock cycles. This is where data from the memory unit gets held, until it gets written into the register file for R-type and memory reference instructions.
  + **ALU Input Registers (A&B)** - Registers A and B store values from the two outputs of register files. These would store the data of registers rs and rt, for a R-type instruction. They only get routed to the ALU for input if permitted by the control signals.

However, the labs do not require ALU input registers to be implemented. Instead, the contents of rdata\_A and rdata\_B are routed to the ALU if selected by the multiplexer.

* + **ALU Output Register (ALUOut)** - ALUOut simply stores the resulting output produced by the ALU. Depending on what signals are asserted, the data in this register could get routed to memory, the register file or to the PC. It could store an immediate value, an address for the PC or a memory offset.
  + **Program Counter (PC)** – This is where the address of the current instruction is stored. The address gets sent to memory, where the instruction is fetched and processed. In a R-type instruction, the PC gets updated with the next sequential instruction address while a jump or branching instruction would update the PC with another target address.
  + **Arithmetic Logic Unit (ALU)** - All R-type and I-type instructions use the ALU for processing. The memory reference instructions would use it for address calculations, branching for comparisons, and executing arithmetic-logic operations. The type of arithmetic operation is done based on what signal ALU\_Control provides.

In a multi-cycle CPU, the ALU takes care of all the tasks that the auxiliary adders are assigned to do. This includes incrementing the PC, and computing the target addresses as well as offsets. Widened multiplexers are used to select the appropriate inputs for the operation.

The overflow signal indicates whether there is an overflow and the zero signal is asserted when a branch is taken by a branching instructed. Lastly, the 32-bit ALU\_output contains the address to be written into the data memory or the data to be written into a destination register.

The ALU supports 8 different operations – And, Or, Add, Sub, Slt, Nor, Srl, and Xor.

* + **Register File –** Like the name suggests, this component contains a set of registers that can be read and written by supplying a register number to be accessed. There is a total of 32 32-bit registers in the CPU. The registers are implemented as an array of D flip-flops, decoders and multiplexers are used for reading and writing data. There are four main inputs; R\_addr\_A, R\_addr\_B, Wt\_addr and Wt\_data. The first two are the numbers registers to be read, while the third one provides the number of the destination register and the last one contains the data to be written into the destination. Outputs rdata\_A and rdata\_B returns the contents of the operand registers and routes them to the ALU. There are three signals used by the register; clk, rst and L\_S (asserted if Wt\_addr is written with the value on the Wt\_data input).

Note that inputs and outputs are 32-bits, while register numbers are 5-bits.

* + **Sign Extender –** A 32-bit sign extender unit is used for branching, memory reference and I-type instructions. Addresses, offsets, and immediate values are given in 16-bit values, so it is necessary to extend them to 32-bits for further processing. The extended output (Imm\_32) gets sent to the B input of the ALU, only if selected by a multiplexer to do so.
  + **Multiplexers –** Six multiplexers were used in the single-cycle CPU design, and they all serve the same purpose of selecting one of its inputs to be routed out to another unit as their input.

**MUX1:** Selected the input for the write address for the register file (reg\_Wt\_addr). It chooses from either the rd field or rt field.

**MUX2:** Selected the input for the write data port of the register file (w\_reg\_data). It chooses from either the MDR, or ALU\_out.

**MUX3:** Selected the input for the B port of the ALU. It chooses from either an immediate value of 4, the branch offset, the B output value from the register file, or jump offset.

**MUX4:** Selected the input for the A port of the ALU. It chooses from either the A output value from the register file or the current PC address.

**MUX5:** Selected the input for the memory unit address (M\_addr). It chooses from either the current PC or the contents of ALUOut.

**MUX6:** Selected the input for the PC. It chooses from either the ALU output (res[31:0]), ALUOut or the computed jump address.

* **The Controller**

The controller unit controls the flow of information with the use of several signals. It determines the components that need to be used, and which MUX signals to assert with its own controls. The ALU relies on the ALU\_Control signal to determine which operation to execute for a specific instruction.



Figure - Controller of Lab MCPU

|  |  |  |  |
| --- | --- | --- | --- |
| Signal | Function | Asserted | Not Asserted |
| ALUSrc\_A | Selects the A input of the ALU | Input comes from rdata\_A | Input comes from the PC |
| ALUSrc\_B[1:0] | Selects the B input of the ALU | **01** – constant 4  **10** – sign-extended IR[15:0]  **11** - sign-extended IR[15:0] >> 2 | **00** – Input comes from rdata\_B |
| RegDst[1:0] | Selects the register write address | **01** – Write to rd | **00** – Write to rt |
| MemtoReg[1:0] | Selects source of the data to be written into the registers | **01** – Use data from MDR | **00** – Use data from ALUOut |
| IorD | Selects source of the address to be sent to the memory | Address comes from memory | Address comes from ALUOut |
| PCSource[3:0] | Selects what overwrites the PC | **01** – ALUOut (branch address)  **10** – Jump target address from ALU | **00** – Default PC + 4 |
| PCWriteCond | Used for conditional instructions | Update PC with branch address if zero == 1 | Branch not taken |
| PCWrite | Determines if PC needs to be written to | PC needs to be written according to PCSource | None. |
| Branch | Used for BNE and BEQ | Branch taken | Branch not taken |
| RegWrite | Determines if a register needs to be written to. | Register indicated by Wt\_addr is written with Wt\_data | None. |
| MemWrite | Determines if the data memory needs to be written to. | Memory at address Ram\_addr is overwritten. | None. |
| MemRead | Determines if the data memory needs to be read. | Memory at address Ram\_addr is read. | None. |
| IRWrite | Determines whether if the memory output is written into the IR | Update IR with the newly fetched instruction | None. |
| ALU\_Control[2:0] | Sets the appropriate ALU function, using ALU\_OP. (Refer to chart) | N/A | N/A |

Table - MCPU Control Signals

* **Main Controller Truth Table**

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 状态  输出信号 | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 |
| IF | ID | MEM-Ex | MEM-RD | LW\_WB | MEM\_W | R\_Exc | R\_WB | Beq\_Exc | J |
| PCWrite | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| PCWriteCond | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| IorD | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| MemRead | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| MemWrite | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| IRWrite | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MemtoReg | 00 | 00 | 00 | 00 | 01 | 00 | 00 | 00 | 00 | 00 |
| PCSource1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| PCSource0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| ALUSrcA | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| ALUSrcB1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ALUSrcB0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RegWrite | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| RegDst | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 01 | 00 | 00 |
| Branch | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| ALUOp1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| ALUOp0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| MEM\_IO | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |

Table - FSM Value Signals Pt.1

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 状态  输出信号 | 1010 | 1100 | 1011 | 1101 | 1110 | 1111 | 10000 |
| I\_Exc | I\_WB | Lui\_Exc | Bne\_Exc | Jr | Jal | Jalr |
| PCWrite | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| PCWriteCond | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| IorD | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MemRead | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MemWrite | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| IRWrite | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MemtoReg | 00 | 00 | 10 | 00 | 00 | 11 | 11 |
| PCSource1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| PCSource0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| ALUSrcA | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| ALUSrcB1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| ALUSrcB0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| RegWrite | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| RegDst | 00 | 00 | 00 | 00 | 00 | 10 | 00 |
| Branch | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ALUOp1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| ALUOp0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| CPU\_IO | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table - FSM Value Signals Pt.2 Extentsion

* **Finite State Machine**


****

Figure - Extended FSM Diagram

* **ALU Decoder**

The opcode field of an instruction are first decoded and sets the signals for the processes of other units. As for the specified ALU operation, the funct field (instruction[5:0]) is separately decoded to ALU\_Control.




Figure 7 - Decoder Organization Table - ALU Control Signal Values

ALU\_Control signals are broken down from ALU\_OP, bnegate signal and the instruction funct field, as follows.

Table - ALU Signals and Funct Fields

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Opcode | ALU\_OP | Instruction Operation | Funct | ALU\_Control | ALU Operation |
| LW  100011 | 00 | Load word | XXXXXX | 010 | Add |
| SW  101011 | 00 | Store word | XXXXXX | 010 | Add |
| BEQ  000100 | 01 | Branch equal | XXXXXX | 110 | Subtract |
| R-type  000000 | 10 | Add | 100000 | 010 | Add |
| R-type  000000 | 10 | Subtract | 100010 | 110 | Subtract |
| R-type  000000 | 10 | And | 100100 | 000 | And |
| R-type  000000 | 10 | Or | 100101 | 001 | Or |
| R-type  000000 | 10 | Set on less than | 101010 | 111 | SLT |
| J-type  000010 | XX | Jump | N/A | N/A | N/A |

\*The J-type instructions do not use the controller.

* **Executing Instructions of All Instruction Classes: Summary**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| Step | R-type | Memory Reference | | Branching | | Jumps | |
| Instruction Fetch  **(IF)** | IR = Memory[PC]  PC = PC + 4 | | | | | | |
| Instruction Decode **(ID)**  Register Fetch | A = Reg[rs]  B = Reg[rt]  ALUOut = PC + (sign-extend(instruction[15:0] << 2) | | | | | | |
| Execution  Compute Address  Branch/Jump Finish | ALUOut=A op B | | ALUOut = A + (sign-extend(instruction[15:0]) | | If (A == B):  PC = ALUOut | | PC = address + PC[31:28] + “00” |
| Memory Access  R-Type Completion | Reg(rd)=ALUOUT | | **Load:** MDR = Memory[ALUOut]  OR  **Store:** Memory[ALUOut] <= B | |  | |  |
| Memory Read Finish |  | | **Load:** Reg[rt] = MDR | |  | |  |

Table - MCPU Execution Summary

1. **Equipment**

Instruments:

1. Computer with Xilinx ISE 14.7 1 unit

2. SWORD Experimental Box 1 unit

1. **Methods and Procedures**
2. Construct the top-level of the single-cycle CPU with Verilog.

*topMod.v*

module topMod(

input RSTN,

input [3:0] BTN\_y,

input [4:0] BTN\_x,

input [15:0] SW,

input clk\_100mhz,

output CR,

output RDY,

output readn,

output seg\_clk,

output seg\_sout,

output seg\_clrn,

output SEG\_PEN,

output led\_clk,

output led\_sout,

output LED\_PEN,

output led\_clrn,

output [7:0] SEGMENT,

output [3:0] AN,

output [7:0] LED,

output Buzzer

);

wire V5, N0;

assign V5 = 1'b1;

assign N0 = 1'b0;

assign Buzzer = 1'b1;

wire Clk\_CPU, mem\_w, data\_ram\_we, IO\_clk, GPIOE0, GPIOF0, counter0\_out, counter1\_out, counter2\_out, counter\_we;

wire[1:0] counter\_set;

wire[3:0] BTN\_OK, Pulse;

wire[4:0] Key\_out, state;

wire[7:0] point\_out, LE\_out, blink;

wire[9:0] ram\_addr;

wire[15:0] SW\_OK, LED\_out;

wire[31:0] inst, PC, Addr\_out, Data\_in, Data\_out, ram\_data\_in, ram\_data\_out, CPU2IO, Counter\_out, Div, Disp\_num, Ai, Bi;

assign IO\_clk = ~Clk\_CPU;

Multi\_CPU U1(

.clk(Clk\_CPU),

.reset(rst),

.inst\_out(inst),

.INT(counter0\_out),

.PC\_out(PC),

.mem\_w(mem\_w),

.Addr\_out(Addr\_out),

.Data\_in(Data\_in),

.Data\_out(Data\_out),

.state(state),

.CPU\_MIO(),

.MIO\_ready(V5)

);

RAM\_B U3(

.addra(ram\_addr),

.wea(data\_ram\_we),

.dina(ram\_data\_in),

.clka(clk\_100mhz),

.douta(ram\_data\_out)

);

MIO\_BUS U4(

.clk(clk\_100mhz),

.rst(rst),

.BTN(BTN\_OK),

.SW(SW\_OK),

.mem\_w(mem\_w),

.Cpu\_data2bus(Data\_out),

.addr\_bus(Addr\_out),

.ram\_data\_out(ram\_data\_out),

.led\_out(LED\_out),

.counter\_out(Counter\_out),

.counter0\_out(counter0\_out),

.counter1\_out(counter1\_out),

.counter2\_out(counter2\_out),

.Cpu\_data4bus(Data\_in),

.ram\_data\_in(ram\_data\_in),

.ram\_addr(ram\_addr),

.data\_ram\_we(data\_ram\_we),

.GPIOf0000000\_we(GPIOF0),

.GPIOe0000000\_we(GPIOE0),

.counter\_we(counter\_we),

.Peripheral\_in(CPU2IO)

);

Multi\_8CH32 U5(

.clk(IO\_clk),

.rst(rst),

.EN(GPIOE0),

.Test(SW\_OK[7:5]),

.point\_in({Div, Div[31:13], state, N0, N0, N0, N0, N0, N0, N0, N0}),

.LES(64'b0),

.Data0(CPU2IO),

.data1({N0,N0,PC[31:2]}),

.data2(inst),

.data3(Counter\_out),

.data4(Addr\_out),

.data5(Data\_out),

.data6(Data\_in),

.data7(PC),

.point\_out(point\_out),

.LE\_out(LE\_out),

.Disp\_num(Disp\_num)

);

SSeg7\_Dev U6(

.clk(clk\_100mhz),

.rst(rst),

.Start(Div[20]),

.SW0(SW\_OK[0]),

.flash(Div[25]),

.Hexs(Disp\_num),

.point(point\_out),

.LES(LE\_out),

.seg\_clk(seg\_clk),

.seg\_sout(seg\_sout),

.SEG\_PEN(SEG\_PEN),

.seg\_clrn(seg\_clrn)

);

SPIO U7(

.clk(IO\_clk),

.rst(rst),

.Start(Div[20]),

.EN(GPIOF0),

.GPIOf0(),

.P\_Data(CPU2IO),

.counter\_set(counter\_set),

.LED\_out(LED\_out),

.led\_clk(led\_clk),

.led\_sout(led\_sout),

.led\_clrn(led\_clrn),

.LED\_PEN(LED\_PEN)

);

clk\_div U8(

.clk(clk\_100mhz),

.rst(rst),

.SW2(SW\_OK[2]),

.clkdiv(Div),

.Clk\_CPU(Clk\_CPU)

);

SAnti\_jitter U9(

.clk(clk\_100mhz),

.RSTN(RSTN),

.readn(readn),

.Key\_y(BTN\_y),

.Key\_x(BTN\_x),

.SW(SW),

.Key\_out(Key\_out),

.Key\_ready(RDY),

.pulse\_out(Pulse),

.BTN\_OK(BTN\_OK),

.SW\_OK(SW\_OK),

.CR(CR),

.rst(rst)

);

Counter\_x U10(

.clk(IO\_clk),

.rst(rst),

.clk0(Div[8]),

.clk1(Div[9]),

.clk2(Div[10]),

.counter\_we(counter\_we),

.counter\_val(CPU2IO),

.counter\_ch(counter\_set),

.counter0\_OUT(counter0\_out),

.counter1\_OUT(counter1\_out),

.counter2\_OUT(counter2\_out),

.counter\_out(Counter\_out)

);

SEnter\_2\_32 M4(

.clk(clk\_100mhz),

.BTN(BTN\_OK[2:0]),

.Ctrl({SW\_OK[7:5],SW\_OK[15],SW\_OK[0]}),

.D\_ready(RDY),

.Din(Key\_out),

.readn(readn),

.Ai(Ai),

.Bi(Bi),

.blink(blink)

);

Seg7\_Dev U61(

.Scan({SW\_OK[1],Div[19:18]}),

.SW0(SW\_OK[0]),

.flash(Div[25]),

.Hexs(Disp\_num),

.point(point\_out),

.LES(LE\_out),

.SEGMENT(SEGMENT),

.AN(AN)

);

PIO U71(

.clk(IO\_clk),

.rst(rst),

.EN(GPIOF0),

.counter\_set(),

.GPIOf0(),

.PData\_in(CPU2IO),

.LED\_out(LED)

);

endmodule




Figure - MCPU file hierarchy

1. SSeg7\_Dev, and Seg7\_Dev are the seven-segment displays for the SWORD board. They were constructed in the earlier labs (1-4).




Figure - SSeg7\_Dev.sch




Figure - Seg7\_Dev.sch

1. Other than Multi\_CPU, the rest of the modules can be directly added as a source and linked to the top-level.
2. Construct the top-level of the CPU with its main two components – the datapath and the controller. Link the components and set the I/Os accordingly as illustrated.




Figure - Multi\_CPU.sch

1. Construct the top-level of the datapath using Verilog. The provided schematic in the courseware can be used as a reference. A schematic was used in the first MCPU labs but was later implemented in HDL.

*M\_datapath\_IO.v*

module M\_datapath(input clk,

input reset,

input MIO\_ready,

input IorD,

input IRWrite,

input[1:0] RegDst,

input RegWrite,

input[1:0]MemtoReg,

input ALUSrcA,

input[1:0]ALUSrcB,

input[1:0]PCSource,

input PCWrite,

input PCWriteCond,

input Branch,

input[2:0]ALU\_operation,

output[31:0]PC\_Current,

input[31:0]data2CPU,

output[31:0]Inst,

output[31:0]data\_out,

output[31:0]M\_addr,

output zero,

output overflow

);

wire [31:0] rdata\_A, rdata\_B, ALU\_Out, MDR, w\_reg\_data, Alu\_A, Alu\_B, res, PC\_Next;

wire[4:0] reg\_Rs\_addr\_A = Inst[25:21];

wire[4:0] reg\_Rt\_addr\_B = Inst[20:16];

wire[4:0] reg\_rd\_addr = Inst[15:11];

wire[4:0] reg\_Wt\_addr;

wire[15:0] imm = Inst[15:0];

wire[31:0] imm\_32 = {{16{imm[15]}},imm};

wire N0 = 1'b0, V5 = 1'b1;

wire CE;

assign CE = MIO\_ready && (PCWrite || (PCWriteCond && zero&&Branch));

assign data\_out = rdata\_B;

ALU x\_ALU(.A(Alu\_A),

.B(Alu\_B),

.ALU\_operation(ALU\_operation),

.res(res),

.zero(zero),

.overflow(overflow)

);

Regs regs(.clk(clk),

.rst(reset),

.R\_addr\_A(reg\_Rs\_addr\_A), //Inst(25:21)

.R\_addr\_B(reg\_Rt\_addr\_B), //Inst(20:16)

.Wt\_addr(reg\_Wt\_addr),

.Wt\_data(w\_reg\_data),

.L\_S(RegWrite),

.rdata\_A(rdata\_A),

.rdata\_B(rdata\_B)

);

REG32 ALUOut(.clk(clk),

.rst(N0),

.CE(V5),

.D(res),

.Q(ALU\_Out)

);

REG32 IR (.clk(clk),

.rst(reset),

.CE(V5),

.D(data2CPU),

.Q(Inst)

);

REG32 \_MDR(.clk(clk),

.rst(N0),

.CE(V5),

.D(data2CPU),

.Q(MDR)

);

REG32 PC (.clk(clk),

.rst(reset),

.CE(CE),

.D(PC\_next),

.Q(PC\_Current)

);

MUX4T1\_5 MUX1(.I0(reg\_Rt\_addr\_B), //reg addr=IR[21:16]

.I1(reg\_rd\_addr), //reg addr=IR[15:11]

.I2(5'b11111), // not use

.I3(5'b00000), // not use

.s(RegDst),

.o(reg\_Wt\_addr)

);

MUX4T1\_32 MUX2(.I0(ALU\_Out), //ALU OP

.I1(MDR),

.I2(32'h00000000), // not use

.I3(32'h00000000), // not use

.s(MemtoReg),

.o(w\_reg\_data)

);

MUX4T1\_32 MUX3(.I0(data\_out), //reg out B

.I1(32'h00000004), //4 for PC+4

.I2(imm\_32[31:0]),

.I3({imm\_32[29:0],N0,N0}),

.s(ALUSrcB),

.o(Alu\_B)

);

MUX4T1\_32 MUX6(.I0(res[31:0]),

.I1(ALU\_Out[31:0]),

.I2({PC\_Current[31:28],Inst[25:0],N0,N0}),

.I3(32'h00000000),

.s(PCSource),

.o(PC\_Next)

);

MUX2T1\_32 MUX4(.I0(rdata\_A), // reg out A

.I1(PC\_Current), // PC

.s(ALUSrcA),

.o(Alu\_A)

);

MUX2T1\_32 MUX5(.I0(PC\_Current), //IF

.I1(ALU\_Out), //access memory

.s(IorD),

.o(M\_addr)

);

endmodule

1. Use the ALU from lab 4.




Figure - ALU.sch

1. Implement the register file using Verilog. This was also taken from lab 4 and was provided in the courseware.

*Regs.v*

module Regs(input clk, rst, L\_S,

input [4:0] R\_addr\_A, R\_addr\_B, Wt\_addr,

input [31:0] Wt\_data,

output [31:0] rdata\_A, rdata\_B

);

reg [31:0] register [1:31]; // r1 - r31

integer i;

assign rdata\_A = (R\_addr\_A == 0) ? 0 : register[R\_addr\_A]; // readassign rdata\_B = (R\_addr\_B == 0) ? 0 : register[R\_addr\_B]; // read

always @(posedge clk or posedge rst) begin

if (rst == 1) begin

for (i=1; i<32; i=i+1) begin

register[i] <= 0; // reset

end

end else if ((Wt\_addr != 0) && (L\_S == 1)) begin

register[Wt\_addr] <= Wt\_data; // write

end

end

endmodule

1. Implement the program counter (PC), ALUOut register, instruction register, and memory data register. These are just 32-bit registers, that holds a value. This was provided in the courseware.

*REG32.v*

module REG32( input clk, rst, CE, [31:0] D,

output reg[31:0] Q

);

always @(posedge clk or posedge rst) begin

if (rst==1) Q <= 32'h00000000;

else if (CE) Q <= D;

end

endmodule

1. Implement the six multiplexers. For the MCPU, we will need one 8-bit 4-1 MUX, two 32-bit 2-1 MUX, and three 32-bit 4-1 MUX. These select the input for the unit, and more detail about their implementation can be found in section 2.
2. Implement the 32-bit signal extender. This was also taken from lab 4 and was provided in the courseware.

*Ext\_32.v*

module Ext\_32(input [15:0] imm\_16,

output[31:0] Imm\_32

);

assign Imm\_32 = {{16{imm\_16[15]}},imm\_16};

endmodule

1. Implement the controller using Verilog. Construction started from lab 11 and had extensions added in for lab 12. This was done using the finite state machine as reference.

*mulit\_ctrl\_IO.v*

module ctrl(input clk,

input reset,

input [31:0] Inst\_in,

input zero,

input overflow,

input MIO\_ready,

output reg MemRead,

output reg MemWrite,

output reg[2:0]ALU\_operation,

output [4:0]state\_out,

output reg CPU\_MIO,

output reg IorD,

output reg IRWrite,

output reg [1:0]RegDst,

output reg RegWrite,

output reg [1:0]MemtoReg,

output reg ALUSrcA,

output reg [1:0]ALUSrcB,

output reg [1:0]PCSource,

output reg PCWrite,

output reg PCWriteCond,

output reg Branch

);

wire Rtype, LS, IBeq, Jump, Load, Store;

wire[5:0] OP = Inst\_in[31:26];

reg[3:0] state;

reg[1:0] ALUop;

parameter IF = 4'b0000, ID = 4'b0001, Mem\_Ex = 4'b0010, Mem\_RD = 4'b0011, LW\_WB = 4'b0100, Mem\_W = 4'b0101, R\_Exc = 4'b0110, R\_WB = 4'b0111,

Beq\_Exc = 4'b1000, J = 4'b1001, I\_Exc = 5'b01010, I\_WB = 5'b01011,

Lui\_Exc = 5'b01100, Bne\_Exc = 5'b01101, Jr = 5'b01110, Jal = 5'b01111,

Jalr = 5'b10000, Error = 4'b1111;

`define Datapath\_signals {PCWrite, PCWriteCond,IorD, MemRead, MemWrite,IRWrite, MemtoReg, PCSource, ALUSrcA, ALUSrcB, RegWrite, RegDst, Branch, ALUop, CPU\_MIO}

parameter value0 = 20'b10010100000010000000,

value1 = 20'b00000000000110000000, value2 = 20'b00000000001100000000,

value3 = 20'b00110000000000000001, value4 = 20'b00000001000001000000,

value5 = 20'b00101000000000000001, value6 = 20'b00000000001000000100,

value7 = 20'b00000000000001010000,

value8 = 20'b01000000011000001010,

value9 = 20'b10000000100000000000,

value10 = 20'b00000000001100000110,

value11 = 20'b00000000000001000000,

value12 = 20'b00000010001111000000,

value13 = 20'b01000000011000000010,

value14 = 20'b10000000110000000000,

value15 = 20'b10000011100001100000,

value16 = 20'b10000011110001000000,

value17 = 20'b10000011100001100000;

parameter AND=3'b000, OR=3'b001, ADD=3'b010, SUB=3'b110, NOR=3'b100, SLT=3'b111, XOR=3'b011, SRL=3'b101;

always @ (posedge clk or posedge reset)

if (reset==1) state <= IF;

else

case(state)

IF: if(MIO\_ready) state <= ID;

else state <= IF;

ID: case (Inst\_in[31:26])

6'b000000:

begin

case(Inst\_in[5:0])

6'b001000: state <= Jr; //Jr

6'b001001: state <= Jalr; //Jalr

default: state <= R\_Exc; //R-type OP

endcase

end

6'b100011: state <= Mem\_Ex; //Lw

6'b101011: state <= Mem\_Ex; //Sw

6'b001000: state <= I\_Exc; //Addi

6'b001100: state <= I\_Exc; //Andi

6'b001101: state <= I\_Exc; //Ori

6'b001110: state <= I\_Exc; //Xori

6'b001010: state <= I\_Exc; //Slti

6'b001111: state <= Lui\_Exc; //Lui

6'b000100: state <= Beq\_Exc; //Beq

6'b000101: state <= Bne\_Exc; //Bne

6'b000010: state <= J; //Jump

6'b000011: state <= Jal; //Jal

default: state <= Error;

endcase

Mem\_Ex: if(Inst\_in[29]) state <= Mem\_W;

else state <= Mem\_RD;

Mem\_RD: state <= LW\_WB;

LW\_WB: state <= IF;

Mem\_W: state <= IF;

R\_Exc: state <= R\_WB;

R\_WB: state <= IF;

I\_Exc: state <= I\_WB;

I\_WB: state <= IF;

Lui\_Exc: state <= IF;

Beq\_Exc: state <= IF;

Bne\_Exc: state <= IF;

Jal: state <= IF;

Jr: state <= IF;

J: state <= IF;

Error: state <= Error;

default: state <= Error;

endcase

always @ \* begin

case(state) //state

IF: `Datapath\_signals = value0;

ID: `Datapath\_signals = value1;

Mem\_Ex: `Datapath\_signals = value2;

Mem\_RD: `Datapath\_signals = value3;

LW\_WB: `Datapath\_signals = value4;

Mem\_W: `Datapath\_signals = value5;

R\_Exc: `Datapath\_signals = value6;

R\_WB: `Datapath\_signals = value7;

Beq\_Exc: `Datapath\_signals = value8;

J: `Datapath\_signals = value9;

I\_Exc: `Datapath\_signals = value10;

I\_WB: `Datapath\_signals = value11;

Lui\_Exc: `Datapath\_signals = value12;

Bne\_Exc: `Datapath\_signals = value13;

Jr: `Datapath\_signals = value14;

Jal: `Datapath\_signals = value15;

Jalr: `Datapath\_signals = value16;

default: `Datapath\_signals = value0;

endcase

end

always @ \* begin

case(ALUop)

2'b00: ALU\_operation = 3'b010; //add????

2'b01: ALU\_operation = 3'b110; //sub????

2'b10:

case (Inst\_in[5:0])

6'b100000: ALU\_operation = ADD;

6'b100010: ALU\_operation = SUB;

6'b100100: ALU\_operation = AND;

6'b100101: ALU\_operation = OR;

6'b100111: ALU\_operation = NOR;

6'b101010: ALU\_operation = SLT;

6'b000010: ALU\_operation = SRL; //shfit 1bit right

6'b000000: ALU\_operation = XOR;

default: ALU\_operation = ADD;

endcase

2'b11:

case (Inst\_in[31:26])

6'b001010: ALU\_operation = SLT; //slti

6'b001000: ALU\_operation = ADD; //addi

6'b001100: ALU\_operation = AND; //andi

6'b001101: ALU\_operation = OR; //ori

6'b001110: ALU\_operation = XOR; //xori

default: ALU\_operation = ADD;

endcase

endcase

end

endmodule

1. Implement the memory unit (RAM\_B) by generating an IP Core. Load the .coe file provided by the courseware.
2. Attach the provided .ucf file to the top module.
3. Simulate the register file, ALU, datapath, controller, and seven-segment displays.
4. Generate the programmable file (.bit) by synthesizing and implementing the top module design.



 

Figure 13 - Successfully generated programming file Figure 14 - .bit file generated

1. Implement .bit file onto the SWORD board and observe results.
2. **Experimental Results and Data Analysis**

Due to the given circumstances of this semester, we were unable to verify the function of these labs and implement it onto the SWORD board. Observations and photos will be omitted. A total of five components in the multi-cycle CPU were simulated – ALU, datapath, controller, register file and 7-segment display. Note that the same ALU and register file simulations were used in the SCPU labs.

* Datapath




Figure - MCPU datapath simulation

The datapath was simulated by providing the 32-bit instruction (data2CPU) and manually setting the different control signals (`signals) and ALU\_Operation for each state represented in the finite state machine. States 0 and 1 are already preinitialized to simulate the instruction decoding, and if we were to simulate the process of a R-type instruction, we would assert the appropriate signals for states 6, 7 and back to 0. I-type, R-type, branch, and memory reference instructions were simulated. Consistent results were produced.

*M\_datapathSim.v*

module M\_datapathSim;

// Inputs

reg clk;

reg reset;

reg MIO\_ready;

reg IorD;

reg IRWrite;

reg [1:0] RegDst;

reg RegWrite;

reg [1:0] MemtoReg;

reg ALUSrcA;

reg [1:0] ALUSrcB;

reg [1:0] PCSource;

reg PCWrite;

reg PCWriteCond;

reg Branch;

reg [2:0] ALU\_operation;

reg [31:0] data2CPU;

// Outputs

wire [31:0] PC\_Current;

wire [31:0] Inst;

wire [31:0] data\_out;

wire [31:0] M\_addr;

wire zero;

wire overflow;

// Instantiate the Unit Under Test (UUT)

M\_datapath uut (

.clk(clk),

.reset(reset),

.MIO\_ready(MIO\_ready),

.IorD(IorD),

.IRWrite(IRWrite),

.RegDst(RegDst),

.RegWrite(RegWrite),

.MemtoReg(MemtoReg),

.ALUSrcA(ALUSrcA),

.ALUSrcB(ALUSrcB),

.PCSource(PCSource),

.PCWrite(PCWrite),

.PCWriteCond(PCWriteCond),

.Branch(Branch),

.ALU\_operation(ALU\_operation),

.PC\_Current(PC\_Current),

.data2CPU(data2CPU),

.Inst(Inst),

.data\_out(data\_out),

.M\_addr(M\_addr),

.zero(zero),

.overflow(overflow)

);

initial begin

// Initialize Inputs

`define signals {PCWrite, PCWriteCond, IorD, IRWrite, MemtoReg, PCSource, ALUSrcB, ALUSrcA, RegWrite, RegDst}

clk = 0;

reset = 1;

MIO\_ready = 1;

IorD = 0;

IRWrite = 0;

RegDst = 0;

RegWrite = 0;

MemtoReg = 0;

ALUSrcA = 0;

ALUSrcB = 0;

PCSource = 0;

PCWrite = 0;

PCWriteCond = 0;

Branch = 0;

ALU\_operation = 0;

data2CPU = 0;

#100;

reset = 0;

//add r3, r2, r2

data2CPU = 32'b000000\_00010\_00010\_00011\_00000\_100000;

`signals = 14'b1\_00\_1000\_0010\_000;

ALU\_operation = 3'b000;

`signals = 14'b0\_00\_0000\_0110\_000;

`signals = 14'b0\_00\_0000\_0001\_000;

ALU\_operation = 3'b010;

`signals = 14'b0\_00\_0000\_0001\_101;

#100;

//sub r4, r0, r3

data2CPU = 32'b000000\_00000\_00011\_00100\_00000\_100010;

`signals = 14'b1\_00\_1000\_0010\_000;

ALU\_operation = 3'b000;

`signals = 14'b0\_00\_0000\_0110\_000;

`signals = 14'b0\_00\_0000\_0001\_000;

ALU\_operation = 3'b110;

`signals = 14'b0\_00\_0000\_0001\_101;

#100;

//and r5, r3, r4

data2CPU = 32'b000000\_00100\_00011\_00101\_00000\_100100;

`signals = 14'b1\_00\_1000\_0010\_000;

ALU\_operation = 3'b000;

`signals = 14'b0\_00\_0000\_0110\_000;

`signals = 14'b0\_00\_0000\_0001\_000;

`signals = 14'b0\_00\_0000\_0001\_101;

#100;

//or r6, r2, r4

data2CPU = 32'b000000\_00100\_00010\_00110\_00000\_010110;

`signals = 14'b1\_00\_1000\_0010\_000;

ALU\_operation = 3'b000;

`signals = 14'b0\_00\_0000\_0110\_000;

`signals = 14'b0\_00\_0000\_0001\_000;

ALU\_operation = 3'b001;

`signals = 14'b0\_00\_0000\_0001\_101;

#100;

//nor r1, r0, r0

data2CPU = 32'b000000\_00000\_00000\_00001\_00000\_100111;

`signals = 14'b1\_00\_1000\_0010\_000;

ALU\_operation = 3'b000;

`signals = 14'b0\_00\_0000\_0110\_000;

`signals = 14'b0\_00\_0000\_0001\_000;

ALU\_operation = 3'b100;

`signals = 14'b0\_00\_0000\_0001\_101;

#100;

//slt r2, r0, r1

data2CPU = 32'b000000\_00000\_00001\_00010\_00000\_101010;

`signals = 14'b1\_00\_1000\_0010\_000;

ALU\_operation = 3'b000;

`signals = 14'b0\_00\_0000\_0110\_000;

`signals = 14'b0\_00\_0000\_0001\_000;

ALU\_operation = 3'b111;

`signals = 14'b0\_00\_0000\_0001\_101;

#100;

//lw r1, 4(r0)

data2CPU = 32'b100011\_00000\_00001\_00000\_00000\_000100;

`signals = 14'b1\_00\_1000\_0010\_000;

ALU\_operation = 3'b000;

`signals = 14'b0\_00\_0000\_0110\_000;

`signals = 14'b0\_00\_0000\_0101\_000;

ALU\_operation = 3'b010;

`signals = 14'b0\_01\_0000\_0101\_000;

`signals = 14'b0\_00\_0010\_0000\_100;

#100;

//sw r1, 8(r0)

data2CPU = 32'b101011\_00000\_00001\_00000\_00000\_001000;

`signals = 14'b1\_00\_1000\_0010\_000;

ALU\_operation = 3'b000;

`signals = 14'b0\_00\_0000\_0110\_000;

`signals = 14'b0\_00\_0000\_0101\_000;

ALU\_operation = 3'b010;

`signals = 14'b0\_01\_0000\_0101\_000;

#100;

//beq r0, r0, 4

data2CPU = 32'b000100\_00000\_00000\_00000\_00000\_000100;

`signals = 14'b1\_00\_1000\_0010\_000;

ALU\_operation = 3'b000;

`signals = 14'b0\_00\_0000\_0110\_000;

`signals = 14'b0\_10\_0000\_1001\_000;

ALU\_operation = 3'b110;

Branch = 1;

#100;

end

always begin

clk=0;

#10;

clk=1;

#10;

end

endmodule

* Controller




Figure - MCPU controller simulation

The controller input was simulated with 32-bit instructions as input. Several R-type, I-type, branch and jump instructions were used for testing. Consistent results were produced.

*ctrlSim.v*

module ctrlSim;

// Inputs

reg clk;

reg reset;

reg [31:0] Inst\_in;

reg zero;

reg overflow;

reg MIO\_ready;

// Outputs

wire MemRead;

wire MemWrite;

wire [2:0] ALU\_operation;

wire [4:0] state\_out;

wire CPU\_MIO;

wire IorD;

wire IRWrite;

wire [1:0] RegDst;

wire RegWrite;

wire [1:0] MemtoReg;

wire ALUSrcA;

wire [1:0] ALUSrcB;

wire [1:0] PCSource;

wire PCWrite;

wire PCWriteCond;

wire Branch;

// Instantiate the Unit Under Test (UUT)

ctrl uut (

.clk(clk),

.reset(reset),

.Inst\_in(Inst\_in),

.zero(zero),

.overflow(overflow),

.MIO\_ready(MIO\_ready),

.MemRead(MemRead),

.MemWrite(MemWrite),

.ALU\_operation(ALU\_operation),

.state\_out(state\_out),

.CPU\_MIO(CPU\_MIO),

.IorD(IorD),

.IRWrite(IRWrite),

.RegDst(RegDst),

.RegWrite(RegWrite),

.MemtoReg(MemtoReg),

.ALUSrcA(ALUSrcA),

.ALUSrcB(ALUSrcB),

.PCSource(PCSource),

.PCWrite(PCWrite),

.PCWriteCond(PCWriteCond),

.Branch(Branch)

);

initial begin

// Initialize Inputs

clk = 0;

reset = 0;

Inst\_in = 0;

zero = 0;

overflow = 0;

MIO\_ready = 0;

// Wait 100 ns for global reset to finish

#50;

reset=1;

#60;

reset=0;

MIO\_ready=1;

Inst\_in = 32'h014B4820; //add t1, t2, t3

#50;

Inst\_in = 32'h2014003f; //addi s4, zero, 3f

#50;

Inst\_in = 32'h11600005; //beq t3, zero, 5

#50;

Inst\_in = 32'h0800000c; //j 12

#50;

Inst\_in = 32'h8D69FFFF; //lw t1, 0xffff(t3)

#50;

Inst\_in = 32'hAD71FFFF; //sw s1, 0xffff(t3)

#50;

Inst\_in = 32'h0C00BFAF; //jal bfaf

#50;

Inst\_in = 32'h15700005; //bne s0 5

#50;

Inst\_in = 32'h3C0B0001; //lui t3 1

#50;

Inst\_in = 32'h00000000;

#50;

end

always begin

clk=0;

#20;

clk=1;

#20;

end

endmodule

* ALU


****

Figure - MCPU ALU simulation

The ALU unit was simulated by setting two arbitrary input values for A and B, and changing the opcodes to toggle the different operations. ALU operations slt, sub, srl, nor, xor, add, or and logical and were simulated. Consistent results were produced in the res output. The Verilog module for this simulation was provided in the courseware.

*aluSim.v*

`timescale 1ns / 1ps

module ALU\_ALU\_sch\_tb();

// Inputs

reg [2:0] ALU\_operation;

reg [31:0] A;

reg [31:0] B;

// Output

wire [31:0] res;

wire zero;

wire overflow;

// Bidirs

// Instantiate the UUT

ALU UUT (

.ALU\_operation(ALU\_operation),

.res(res),

.zero(zero),

.overflow(overflow),

.A(A),

.B(B)

);

// Initialize Inputs

initial begin

A = 0;

B = 0;

ALU\_operation = 0;

#100;

// Wait 100 ns for global reset to finish

// Add stimulus here

A=32'hA5A5A5A5;

B=32'h5A5A5A5A;

ALU\_operation =3'b111; //slt

#100;

ALU\_operation =3'b110; //sub

#100;

ALU\_operation =3'b101; //srl

#100;

ALU\_operation =3'b100; //nor

#100;

ALU\_operation =3'b011; //xor

#100;

ALU\_operation =3'b010; //add

#100;

ALU\_operation =3'b001; //or

#100;

ALU\_operation =3'b000; //and

#100;

A=32'h01234567;

B=32'h76543210;

ALU\_operation =3'b111; //slt

end

* Register File




Figure - MCPU Regs simulation

The register file is tested by asserting and deasserting the RegWrite signal, and providing random parameters to all four of its input ports. Either it is given two operand values, or a value and register address to write to.

*regSim.v*

module regsSim;

// Inputs

reg clk;

reg rst;

reg L\_S;

reg [4:0] R\_addr\_A;

reg [4:0] R\_addr\_B;

reg [4:0] Wt\_addr;

reg [31:0] Wt\_data;

// Outputs

wire [31:0] rdata\_A;

wire [31:0] rdata\_B;

// Instantiate the Unit Under Test (UUT)

Regs uut (

.clk(clk),

.rst(rst),

.L\_S(L\_S),

.R\_addr\_A(R\_addr\_A),

.R\_addr\_B(R\_addr\_B),

.Wt\_addr(Wt\_addr),

.Wt\_data(Wt\_data),

.rdata\_A(rdata\_A),

.rdata\_B(rdata\_B)

);

initial begin

// Initialize Inputs

clk = 0;

rst = 0;

L\_S = 0;

R\_addr\_A = 0;

R\_addr\_B = 0;

Wt\_addr = 0;

Wt\_data = 0;

// Wait 100 ns for global reset to finish

#100;

// Add stimulus here

rst = 1;

#50;

rst = 0;

L\_S = 1;

R\_addr\_A = 0;

R\_addr\_B = 0;

Wt\_addr = 5;

Wt\_data = 32'hA5A5A5A5;

#20;

L\_S = 1;

R\_addr\_A = 0;

R\_addr\_B = 0;

Wt\_addr = 6;

Wt\_data = 32'h55AA55AA;

#20;

L\_S = 1;

R\_addr\_A = 0;

R\_addr\_B = 0;

Wt\_addr = 0;

Wt\_data = 32'hAAAA5555;

#20;

L\_S = 0;

R\_addr\_A = 5;

R\_addr\_B = 6;

Wt\_addr = 0;

Wt\_data = 0;

#20;

end

endmodule

* 7-Segment Display




Figure - Seg7Dev simulation

The 7-segment display was simulated back in lab 2. The basic task of this simulation was to traverse each segment of the display. Consistent results were produced.

*Seg7Dev\_Sim.v*

`timescale 1ns / 1ps

module Seg7\_Dev\_Seg7\_Dev\_sch\_tb();

// Inputs

reg flash;

reg [2:0] Scan;

reg [31:0] Hexs;

reg [7:0] point;

reg [7:0] LES;

reg SW0;

// Output

wire [3:0] AN;

wire [7:0] SEGMENT;

// Bidirs

// Instantiate the UUT

Seg7\_Dev UUT (

.flash(flash),

.Scan(Scan),

.Hexs(Hexs),

.point(point),

.LES(LES),

.AN(AN),

.SEGMENT(SEGMENT),

.SW0(SW0)

);

// Initialize Inputs

`ifdef auto\_init

initial begin

flash = 0;

Scan = 0;

Hexs = 0;

point = 0;

LES = 0;

SW0 = 0;

`endif

integer i;

initial begin

Hexs = 16'h05AF;

point = 4'b0101;

LES = 4'b0000;

SW0 = 1;

flash = 1;

for(i = 0; i < 4; i = i + 1) begin

#50;

Scan = i;

end

LES = 4'b1111;

for(i = 0; i < 4; i = i + 1) begin

#50;

Scan = i;

end

end

endmodule

1. **Discussion and Conclusion**

To modify the simultaneous output of control signals for the finite state machine with HDL, I needed to extend the controller unit of the MCPU processor. Each of the 16 value parameters represented a state of the FSM, and what signals (defined by Datapath\_signals) were asserted. Representing the main decoder, a case-switch statement was used and assigned each state a name and its respective opcode. Following that, the ALU decoder (also represented by a case-switch statement) assigned the ALU\_Operation signal controls to their respective opcode and ALU operation. Using the FSM to model the controller is how one would expand the different instructions supported. The BNE instruction has different signals than the BEQ instruction because the branch is taken in the event of an inequality. Thus, ALUop = 11 and ALU\_Operation = 110. This datapath is modified to support I-type arithmetic instructions, since immediate values are handled before it gets routed to the B input port of the ALU. Secondary decoding has many advantages, such as improving performance and enabling parallel decoding. It can directly and efficiently route the information that the ALU needs to operate. By doing the decoding in a parallel matter, the input values of the ALU would not have to stall and waste clock cycles by waiting for ALU\_Operation. The temporary ALU output register is needed to hold the output of a computed value, and route it to another functional unit if needed. Implementing an additional register is more cost-efficient than adding extra adders and reduces clock cycles since the value is immediately available if needed. Having the ALU output register prevents any conflicts, since the output of the ALU could be directly routed from output to the PC or stored for use in the register in the subsequent cycle.

This marks the conclusion of the multi-cycle CPU design labs of the Computer Organization course! Although I am disappointed that I am unable to first-hand experience these labs in person, I still found it to be very rewarding. Not being able to physically do SoC verification made debugging the CPU tricky, because we could not tell what worked what did not work. I am also disappointed that I am unable to run demo MIPS program using this CPU, and this makes the whole lab experience seem incomplete. I think it would have been fun to implement a project, or a game to wrap up all these labs. Doing these labs were not a complete lost though, because it greatly supplemented the material that I learned in the theoretical portion of this course. It helped me better understand how control signals played a role in instruction execution, and how instructions were processed throughout each component. It made learning about the CPU a whole lot easier and I immensely enjoyed doing these labs. These labs have helped me gain confidence with writing testing modules and interpreting simulation results. From this, I had an easier time debugging and it was a way to keep reiterating information. I really liked how these labs were structured because it progressively built up my knowledge by implementing the top module first, then designing each of the components separately. I was able to tell how and why the MCPU was more efficient than the SCPU, by noticing the hardware changes and observing differences in the simulations. I look forward to learning more about computer architecture in the future and exploring its applications.