
ASSIGNMENT-2


Name: - Aryan Gupta

Roll No- MT22154


VLSI Design Flow (Submitted to Prof. Sneh Saurabh)

Q1)- Show a screenshot or snippet of the log file to prove that you have indeed run the tool [If this is not given, then your assignment will not be evaluated].





Q2) Obtain the Verilog RTL for the following C code using the HLS tool.



(aryan22154) 192.168.3.57

(aryan22154) 192.168.3.57 - Konsole

```
File Edit View Bookmarks Settings Help
  timescale 1ns / 1ps
nodule gt_expr_FU(in1,
    in2,
out1);
    parameter BITSIZE_in1=1,
BITSIZE_in2=1,
BITSIZE_out1=1;
     // IN
input signed [BITSIZE_inl-1:0] inl;
input signed [BITSIZE_in2-1:0] in2;
    // OUT
output [BITSIZE_outl-1:0] outl;
assign outl = inl > in2;
  endmodule
 // This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2022 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
  // Addinoise: PANDA_LGPLv3
// License: PANDA_LGPLv3
timescale lns / lps
nodule le_expr_FU(in1,
    in2,
out1);
parameter BITSIZE_in1=1,
         BITSIZE_in2=1,
BITSIZE_out1=1;
     // IN
     input signed [BITSIZE in1-1:0] in1;
input signed [BITSIZE in2-1:0] in2;
 output [BITSIZE_out1-1:0] outl;
assign outl = inl <= in2;
andmodule
 // This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2022 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
 2-
                                                                     (arvan22154) 192.168.3.57
   ₽ | (aryan22154) 192.168.3.57 - Kons...
latools-server2:3126 (aryan22154)) - VNC Viewer
 Applications Places
                                                      Shell - Konsole
                                                                                                                                                     (aryan22154) 192.168.3.57 - Konsole
  File Edit View Bookmarks Settings Help
  // Copyright (C) 2004-2022 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
timescale Ins / lps
lodule minus_expr_FU(in1,
    paute minus_expr_FU(ini,
in2,
out1);
parameter BITSIZE_inl=1,
BITSIZE_in2=1,
BITSIZE_out1=1;
  BITSIZE_outl=1;
// IN
input signed [BITSIZE_inl-1:0] in1;
input signed [BITSIZE_in2-1:0] in2;
// OUT
output signed [BITSIZE_outl-1:0] outl;
assign outl = in1 - in2;
endmodule
  / This component is part of the BAMBU/PANDA IP LIBRARY
/ Copyright (C) 2004-2022 Politecnico di Milano
/ Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
/ License: PANDA_LGPLv3
timescale lns / lps
odule plus_expr_FU(in1,
in2.
 module plus_expr_FU(in1,
    in2,
    out1);
    parameter BITSIZE_in1=1,
        BITSIZE=1,
        BITSIZE_out1=1;
    // IN
    input signed [BITSIZE_in1-1:0] in1;
    input signed [BITSIZE_in2-1:0] in2;
    // OUT
    output signed [BITSIZE_out1-1:0] out1;
    assign out1 = in1 + in2;
endmodule
 >-
                                                                     (arvan22154) 192.168.3.57
  [VLSI Design Flow 2023 - Mozilla Fi... | [ (aryan22154) 192.168.3.57 - Kons...
```

🗗 🛮 ذ [VLSI Design Flow 2023 - Mozilla Fi... 🖟 🎆 (aryan22154) 192.168.3.57 - Kons...

```
fatools-server2:3126 (arvan22154)) - VNC Viewer
 Applications Places Shell - Konsole
                                                                                                                                                                                                                                                                                           🧼 Tue 14:19 🔥 🐠 🖰
                                                                                                                                        (aryan22154) 192.168.3.57 - Konsole
  File Edit View Bookmarks Settings Help
  / Top component for func
/ Top component for func
/ This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source
ode copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.
/ Author(s): Component automatically generated by bambu
/ License: THIS COMPONENT IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHAN
IBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
timescale los / Ins
   timescale 1ns / 1ps
odule _func(clock,
    reset,
start_port,
    done port,
   return_port);
// IN
    input clock;
input reset;
   input seart_port;
input signed [31:0] j;
input signed [31:0] k;
input signed [31:0] c;
input signed [31:0] d;
   output done_port;
output signed [31:0] return_port;
// Component and signal declarations
        .clock(clock),
.reset(reset),
    .reset(reset),
.start_port(start_port));
datapath func Datapath_i (.return_port(return_port),
.clock(clock),
.reset(reset),
.ieset(reset),
        .in port j(j),
 1
                                                              (aryan22154) 192.168.3.57

        ₽
        |
        (aryan22154)
        192.168.3.57 - Kons...

 atools-server2:3126 (aryan22154)) - VNC Viewer
  Applications Places Shell – Konsole
                                                                                                                                                                                                                                                                                           🝑 Tue 14:20 🔥 🙌 🖰
                                                                                                                                       (aryan22154) 192.168.3.57 - Konsole
  File Edit View Bookmarks Settings Help
          .in_port_j(j),
.in_port_k(k),
        .in_port_c(c),
.in_port_d(d));
  ndmodule
     Copyright (C) 2004-2022 Politecnico di Milano
Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
   / License: PANDA_LGPLv3
timescale 1ns / 1ps
   clmescate ins / ips
odule view_convert_expr_FU(in1,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
   // IN input signed [BITSIZE in1-1:0] in1;
  output [BITSIZE_out1-1:0] outl;
assign outl = inl;
endmodule
  / Minimal interface for function: func
/ This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source
ode copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.
/ Author(s): Component automatically generated by bambu
/ License: THIS COMPONENT IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHAN
IBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
   timescale 1ns / 1ps
odule func(clock,
   reset,
start port,
                                                              (aryan22154) 192.168.3.57
```

🗗 🛮 🝪 [VLSI Design Flow 2023 - Mozilla Fi... 📗 🍱 (aryan22154) 192.168.3.57 - Kons...

(aryan22154) 192.168.3.57

C | (aryan22154) 192.168.3.57 - Kons...

```
Finesy X

Finesy

1 // Politecnico di Milano

3 // Code created using PandA - Version: PandA 0.9.7 - Revision 8b59b7ac7b9ab30cd20960921ab47ea5009163f1-main - Date 2023-02-07114:33:39

4 // // Tupp/.mount_bambu-ov/lhYR/usr/pin/bambu executed with: /tmp/.mount_bambu-ov/lhYR/usr/bin/bambu --top-fname-func a21.c

5 //

6 // Send any bug to: panda-info@polimi.it

7 //

8 // The following text holds for all the components taged with PANDA_LGPLV3.

9 // They are all part of the BAMGMOFANDA IP LIBRARY.

10 // This library is free software; you can redistribute it and/or

11 // World if the control of the terms of the GAN Lesser General Public

12 // License as published by the Free Software Foundation; either

13 // version 3 of the License, or (at your option) any later version.

14 // Version 3 of the License, or a pARTICULAR PURDOSE. See the GBU

15 // This library is distributed in the hope that it will be useful,

16 // but MITHOUT ANY MORROWINY; without even the implied warranty of

17 // PERCHANITABILITY or FITHESS FOR A PARTICULAR PURDOSE. See the GBU

18 // Lesser General Public License for more details.

19 // You should have received a copy of the GBU Lesser General Public

21 // License along with the PandA framework; see the files COPYING.LIB

22 // If not, see chttp://www.ghu.org/licenses/y.

23 // **

24 **

25 **Ifdef __ICANUS.

26 ** define __SIN_HWK_CLOG2**

27 ** endif*

31 ** ifdef MODEL TECH

32 ** ifdef foot. TECH

33 ** ifdef foot. TECH

34 ** ifdef foot. TECH

35 ** ifdef foot. TECH

36 ** ifdef foot.

37 ** ifdef foot.

38 ** ifdef foot.

39 ** endif*

30 ** ifdef foot.

30 ** ifdef foot.

31 ** ifdef MOVERLIGGS

32 ** ifdef foot.

33 ** ifdef foot.

34 ** ifdef foot.

35 ** ifdef foot.

36 ** ifdef foot.

37 ** ifdef foot.

38 ** ifdef foot.

39 ** ifdef foot.

30 ** ifdef foot.

30 ** ifdef foot.

31 ** ifdef foot.

32 ** ifdef foot.

33 ** ifdef foot.

34 ** ifdef foot.

35 ** ifdef foot.

36 ** ifdef foot.

37 ** ifdef foot.

38 ** ifdef foot.

39 ** ifdef foot.

30 ** ifdef foot.

30 ** if
```

```
≣ func v
             ×

 func.v
          in9,
          out1);
          parameter BITSIZE in1=1,
            BITSIZE out1=1;
          input [BITSIZE_in1-1:0] in1;
input in2;
input in3;
input in4;
input in5;
input in6;
input in7;
input in8;
input in9;
// OUT
          output [BITSIZE_out1-1:0] out1;
          reg[7:0] cleaned_in0;
          wire [7:0] in0;
          wire[BITSIZE_in1-1:0] shifted_s;
          assign in0 = {in9, in8, in7, in6, in5, in4, in3, in2};
             genvar i0;
             for (i0=0; i0<8; i0=i0+1)
                     always @(*)
                     begin
                        if (in0[i0] == 1'b1)
cleaned_in0[i0] = 1'b1;
                             cleaned_in0[i0] = 1'b0;
                     end
          endgenerate
          assign shifted_s = in1 >> cleaned_in0;
           assign out1[0] = shifted_s[0];
```

```
≡ func.v
                     ×
                      if(BITSIZE_out1 > 1)
  assign out1[BITSIZE_out1-1:1] = 0;
                  endgenerate
              endmodule
             // This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2022 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
             timescale 1ns / 1ps
module cond_expr_FU(in1,
                 in2.
                 in3,
out1);
                 parameter BITSIZE_in1=1,
BITSIZE_in2=1,
                     BITSIZE_in3=1,
BITSIZE_out1=1;
                input [BITSIZE_in1-1:0] in1;
input signed [BITSIZE_in2-1:0] in2;
input signed [BITSIZE_in3-1:0] in3;
// OUT
                 output signed [BITSIZE_out1-1:0] out1;
assign out1 = in1 != 0 ? in2 : in3;
             // This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2022 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
              timescale 1ns / 1ps
module gt_expr_FU(in1,
                 in2,
out1);
                 parameter BITSIZE_in1=1,
```

```
≣ func.v
         parameter BITSIZE_in1=1,
BITSIZE_in2=1,
            BITSIZE_out1=1;
         input signed [BITSIZE_in1-1:0] in1;
input signed [BITSIZE_in2-1:0] in2;
         output signed [BITSIZE_out1-1:0] out1;
assign out1 = in1 - in2;
         parameter BITSIZE in1=1,
            BITSIZE_in2=1,
           BITSIZE_out1=1;
          input signed [BITSIZE_in1-1:0] in1;
          input signed [BITSIZE_in2-1:0] in2;
         output signed [BITSIZE_out1-1:0] out1;
        endmodule
        `timescale 1ns / 1ps
       module datapath_func(clock,
                                                                                                                                          Ln 200, Col 7 Spaces: 4 UTF-8 CRLF
≡ func.v
                   ×

 func.v
                reset,
                in_port_j,
                in_port_k,
                in_port_c,
                in_port_d,
                return_port);
                input signed [31:0] in_port_
                input signed [31:0] in_port_k;
input signed [31:0] in_port_c;
input signed [31:0] in_port_d;
                output signed [31:0] return_port;
                // Component and signal declarations
wire signed [31:0] out_cond_expr_FU_32_32_32_4_i0_fu_func_33672_33752;
wire signed [31:0] out_cond_expr_FU_32_32_32_4_i1_fu_func_33672_33754;
                wire [2:0] out_const_0;
                wire [3:0] out_const_1;
wire [4:0] out_const_2;
wire [2:0] out_const_3;
                wire out_gt_expr_FU_32_0_32_5_i0_fu_func_33672_33740;
wire out_le_expr_FU_32_0_32_6_i0_fu_func_33672_33742;
               wire out_lut_expr_FU_2io_fu_func_33672_33742;
wire signed [31:0] out_minus_expr_FU_32_32_32_7_i0_fu_func_33672_33704;
wire signed [31:0] out_plus_expr_FU_32_32_32_8_i0_fu_func_33672_33717;
                constant_value #(.BITSIZE_out1(3),
                .value(3'b010)) const_0 (.out1(out_const_0));
constant_value #(.BITSIZE_out1(4),
                .value(4'b0100)) const_1 (.out1(out_const_1));
constant_value #(.BITSIZE_out1(5),
                .value(5'b01100)) const_2 (.out1(out_const_2));
constant_value #(.BITSIZE_out1(3),
```

.value(3'b100)) const_3 (.out1(out_const_3));
minus_expr_FU #(.BITSIZE_in1(32),

```
≡ func.v
≡ func.v
           .BITSIZE_in2(32),
           .BITSIZE_out1(32)) fu_func_33672_33704 (.out1(out_minus_expr_FU_32_32_32_7_i0_fu_func_33672_33704),
           .in1(in_port_j),
           .in2(in_port_k));
         plus_expr_FU #(.BITSIZE_in1(32),
           .BITSIZE_in2(32),
           .BITSIZE_out1(32)) fu_func_33672_33717 (.out1(out_plus_expr_FU_32_32_32_8_i0_fu_func_33672_33717),
           .in1(in_port_j),
           .in2(in_port_k));
         gt_expr_FU #(.BITSIZE_in1(32),
           .BITSIZE_in2(3),
           .BITSIZE_out1(1)) fu_func_33672_33740 (.out1(out_gt_expr_FU_32_0_32_5_i0_fu_func_33672_33740),
           .in1(in_port_c),
           .in2(out_const_0));
         le expr_FU #(.BITSIZE_in1(32),
           .BITSIZE_in2(4),
.BITSIZE_out1(1)) fu_func_33672_33742 (.out1(out_le_expr_FU_32_0_32_6_i0_fu_func_33672_33742),
           .in1(in_port_d),
           .in2(out_const_1));
         lut_expr_FU #(.BITSIZE_in1(3),
           .BITSIZE_out1(1)) fu_func_33672_33749 (.out1(out_lut_expr_FU_2_i0_fu_func_33672_33749),
           .in1(out_const_3),
           .in2(out_gt_expr_FU_32_0_32_5_i0_fu_func_33672_33740),
           .in3(out_le_expr_FU_32_0_32_6_i0_fu_func_33672_33742),
           .in5(1'b0),
           .in7(1'b0),
           .in8(1'b0),
           .in9(1'b0));
         cond_expr_FU #(.BITSIZE_in1(1),
           .BITSIZE_in2(32),
.BITSIZE_in3(5),
           .BITSIZE_out1(32)) fu_func_33672_33752 (.out1(out_cond_expr_FU_32_32_32_32_4_i0_fu_func_33672_33752), .in1(out_gt_expr_FU_32_0_32_5_i0_fu_func_33672_33740),
           .in2(out_minus_expr_FU_32_32_32_7_i0_fu_func_33672_33704),
           .in3(out_const_2));
```

```
func.v
≣ func.v
         cond_expr_FU #(.BITSIZE_in1(1),
           .BITSIZE_in2(32),
            .BITSIZE_in3(32),
            .BITSIZE_out1(32)) fu_func_33672_33754 (.out1(out_cond_expr_FU_32_32_32_32_4_i1_fu_func_33672_33754), .in1(out_lut_expr_FU_2_i0_fu_func_33672_33749),
            .in2(out plus expr FU 32 32 32 8 i0 fu func 33672 33717),
            .in3(out_cond_expr_FU_32_32_32_32_4_i0_fu_func_33672_33752));
         assign return_port = out_cond_expr_FU_32_32_32_32_4_i1_fu_func_33672_33754;
       endmodule
       // Author(s): Component automatically generated by bambu
// License: THIS COMPONENT IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES.
        `timescale 1ns / 1ps
       module controller_func(done_port,
         reset.
         start_port);
         input start_port;
         output done_port;
parameter [0:0] S_0 = 1'b1;
         reg [0:0] _present_state=S_0, _next_state;
         reg done_port;
            if (reset == 1'b0) _present_state <= S_0;</pre>
            else _present_state <= _next_state;</pre>
```

```
| Funcy | X | Funcy | Special Property | Special Pr
```

```
func.v
               ×
           input reset;
input start_port;
input signed [31:0] j;
input signed [31:0] k;
input signed [31:0] c;
input signed [31:0] d;
           output done_port;
           output signed [31:0] return_port;
            // Component and signal declarations
            controller_i (.done_port(done_port),
               .clock(clock),
               .reset(reset),
               .start_port(start_port));
            datapath_func Datapath_i (.return_port(return_port),
               .clock(clock),
               .reset(reset),
               .in_port_j(j),
.in_port_k(k),
384
               .in_port_c(c);
               .in_port_d(d));
         endmodule
         // This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2022 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
          timescale 1ns / 1ps
         module view_convert_expr_FU(in1,
            out1);
            parameter BITSIZE_in1=1,
              BITSIZE_out1=1;
            input signed [BITSIZE_in1-1:0] in1;
```

```
Finnex X

Subject [BITSIZE_out1-1:0] out1;

assign out1 = in1;

assign out1 = in1;

assign out2 = in1;

as
```

```
≡ func.v
          done_port,
          return_port);
          input reset;
          input start_port;
          input [31:0] j;
input [31:0] k;
input [31:0] c;
input [31:0] d;
          output done_port;
          output [31:0] return_port;
          wire signed [31:0] out_return_port_view_convert_expr_FU;
          _func _func_i0 (.done_port(done_port),
    .return_port(out_return_port_view_convert_expr_FU),
             .clock(clock),
             .reset(reset),
             .start_port(start_port),
            .j(j),
.k(k),
          view_convert_expr_FU #(.BITSIZE_in1(32),
             .BITSIZE_out1(32)) return_port_view_convert_expr_FU (.out1(return_port),
             .in1(out_return_port_view_convert_expr_FU));
        endmodule
```

Q3) - Explain the role of each module in the generated RTL.

The FSM here contains a single state S_0=1'b1.

And if the reset =1'b0, then the _present_state<=S_0. Otherwise, the _present_state<=next_state. Initially, the done_port=1'b0.

```
case (_present_state)
    S_0 :
        if(start_port == 1'b1)
        begin
            _next_state = S_0;
            done_port = 1'b1;
        end
        else
        begin
            _next_state = S_0;
        end
        default :
        begin
        _next_state = S_0;
        end
        default :
        begin
        _next_state = S_0;
        end
        endcase
```

Top module: $_$ func \rightarrow data path \rightarrow Controller \rightarrow helper modules to operate.

- 1)- module constant_value () This component is part of the BAMBU/PANDA IP LIBRARY. it generates the constant value with a size of [BITSIZE out1-1:0].
- 2)- module lut_expr_FU () This component is part of the BAMBU/PANDA IP LIBRARY. This module takes the 9 inputs and gives the 1 output. The output depends on the following factors using the loop and the output is the shifted + several values. (If the BITSIZE_out1 > 1).
- 3)- module cond_expr_FU () This component is part of the BAMBU/PANDA IP LIBRARY. This component is part of the BAMBU/PANDA IP LIBRARY. This module performs the conditional operation.

```
assign out1 = in1! = 0? in2: in3.
```

4)- module gt_expr_FU () – This component is part of the BAMBU/PANDA IP LIBRARY. This module performs the greater operation.

```
assign out1 = in1 > in2.
```

- 5)- module le_expr_FU () This component is part of the BAMBU/PANDA IP LIBRARY. This is the module assign out1 = in1 <= in2.
- 6)- module minus_expr_FU () This component is part of the BAMBU/PANDA IP LIBRARY. This module performs the minus operation between two inputs. assign out1 = in1 in2.

- 7)- module plus_expr_FU () This component is part of the BAMBU/PANDA IP LIBRARY. This module performs the plus operation between two inputs. Assign out1 = in1 + in2.
- 8)- module datapath_func () —Datapath RTL description for func. This module calls the other function with the parameters and is responsible for handling the Datapath of func function of c.
- 9)- module controller_func () This module deals with the FSM based controller description for func.
- 10)- module _func () –Top component for func.
- 11)- module view_convert_expr_FU () This component is part of the BAMBU/PANDA IP LIBRARY.To view the convert, assign out1 = in1.
- 12)- module func() Minimal interface for function: func.
- Q4) Explain how + and are computed in the data path in the generated Verilog model.

The module plus_expr_FU and module minus_expr_FU perform the + and the – operation in the Verilog model.

```
Plus_expr_FU - assign out1 = in1 + in2.

Minus_expr_FU - assign out1 = in1 - in2.
```

So, now let's take an example from the code in the datapath

```
minus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_func_33672_33704
(.out1(out_minus_expr_FU_32_32_32_7_i0_fu_func_33672_33704),
    .in1(in_port_j),
    .in2(in_port_k));
plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_func_33672_33717
(.out1(out_plus_expr_FU_32_32_32_8_i0_fu_func_33672_33717),
    .in1(in_port_j),
    .in2(in_port_k));
```

This is the code snippet of the datapath in the module.

So, the data path will call these modules when + and – are needed to perform with the parameters.