Name – Aryan Gupta

Roll No -MT22154

Assignment -6 VDF

Submitted to the Dr.Sneh Saurabh

1. Show screenshot or snippet of log file to prove that you have indeed run the tool [If this is not given then your assignment will not be evaluated].

- 2. Run the tool and find the test patterns for the single stuck at faults in the circuit shown in
- Fig. 1. Report the output in the file. Make the following table:

The column "Fault Site and fault type (SAO or SA1)" should contain all possible single stuckat fault in the circuit. No need to show the manual computation. Just write the answers. [1+4Marks]

```
aryan22154@edaserver3:~/assi_6$ atalanta -A -l -u -v c171.bench|& tee -a log.txt
before
after
end initialazition
iLastUndetectedFault=11
iLastUndetectedFault=10
iLastUndetectedFault=9
iLastUndetectedFault=8
iLastUndetectedFault=7
iLastUndetectedFault=6
iLastUndetectedFault=5
iLastUndetectedFault=4
iLastUndetectedFault=3
iLastUndetectedFault=2
il astUndetectedFault=1
iLastUndetectedFault=0
        *****************
                   Welcome to atalanta (version 2.0)
                        Dong S. Ha (ha@vt.edu)
                     Web: <a href="http://www.ee.vt.edu/ha">http://www.ee.vt.edu/ha</a>
          Virginia Polytechnic Institute & State University
        *****************
        SUMMARY OF TEST PATTERN GENERATION RESULTS ******
1. Circuit structure
   Name of the circuit
                                              : c171.bench
   Number of primary inputs
Number of primary outputs
                                              : 1
   Number of gates
Level of the circuit
                                              : 6
                                              : 5
2. ATPG parameters
                                             : DTPG + TC
   Test pattern generation Mode
   Backtrack limit
                                             : 10
                                             : 1680359678
   Initial random number generator seed
```

```
****************
                    Welcome to atalanta (version 2.0)
                         Dong S. Ha (ha@vt.edu)
                      Web: http://www.ee.vt.edu/ha
        * Virginia Polytechnic Institute & State University *
        **************
***** SUMMARY OF TEST PATTERN GENERATION RESULTS ******
1. Circuit structure
   Number of primary inputs
Number of primary outputs
Number of gates
Level of the circuit
   Name of the circuit
                                               : c171.bench
                                               : 4
                                               : 1
                                               : 6
                                               : 5
2. ATPG parameters
   Test pattern generation Mode : DTPG + TC
Backtrack limit : 10
Initial random number generator seed : 1680359678
Test pattern compaction Mode : NONE
Test pattern generation results
   Number of test patterns
                                                : 18
   Fault coverage
                                               : 91.667 %
   Number of collapsed faults
   Number of identified redundant faults : 12

Number of aborted faults : 0
   Total number of backtrackings
                                               : 12
4. Memory used
                                               : 0.000 MB
5. CPU time
   Initialization
                                               : 0.000 Secs
                                               : 0.000 Secs
   Fault simulation
   FAN
                                               : 0.000 Secs
   Total
                                               : 0.000 Secs
aryan22154@edaserver3:~/assi 6$
```

```
\times +
     c171.test
File
      Edit
           View
* Name of circuit: c171.bench
* Primary inputs :
  ABCD
* Primary outputs:
  Z
* Test patterns and fault free responses:
C /1
      1: 1x00 0
C /0
      1: 1x10 1
w1 /1
      1: 0010 0
C->w2 /1
      1: 1x0x 0
      2: 010x 0
w3 /0
      1: xx0x 0
      2: 0010 0
D /1
      1: 1x10 1
C->w4 /1
Z /0
      1: 1x10 1
      2: 0110 1
A /0
      1: 1010 1
B /0
      1: 0110 1
w4 /0
      1: 1x11 0
      2: 0111 0
Z /1
      1: xx11 0
      2: xx01 0
      3: xx00 0
      4: 0010 0
                                    +
     c171.ufaults
File
      Edit View
C->w4/1
```

Fault Sites and Type	Test Pattern	Test Pattern(Manual)
A/0	1010	1010
B/O	0110	0110
C/0	1x10	1x10
C/1	1x00	1x00
D/1	1x10	1x10
W1/1	0010	0010
W3/0	xx0x 0010	xx0x 0010
W4/0	1x11 0111	1x11 0111
Z/1	xx11 xx01 xx00 0010	xx11 xx01 xx00 0010
C-> w2/1	1x0x 010x	1x0x 010x
C-> w4/0	1x11 0111	1x11 0111
C-> w4/1	Redundant	Redundant

X refers to the I don't care (can be 0 or 1).

The redundant fault occurs in the AND Gate. (which of the SA1 type).

3. Modify the circuit to remove redundant fault reported by the ATPG tool preserving the Boolean function implemented by the circuit. Report the modified netlist in the "bench" format and schematic (you can draw by hand and paste the photograph). Run the ATPG tool. again, on the modified bench file. Report the output of the ATPG tool. Make the above table. again, for the modified circuit. No need to show the manual computation. Just write the answers. [1+1+1+2 Marks]

As there is only one redundant fault which occurs in the C-> w4/1. In order to reduce it we can do the is that we can remove the AND Gate that is connected.

As the C is stuck at the 1, so what ever be the value of D is, it is going to be propagated.

So the Boolean function is also be maintained.


```
c1.bench × +

File Edit View

|
INPUT(A)
INPUT(B)
INPUT(C)
INPUT(D)

OUTPUT(Z)

w1 = OR(A, B)
w2 = AND(w1,C)
w3 = NOT(w2)
w5 = OR(w3,D)
Z = NOT(w5)
```




Updated Netlist

```
aryan22154@edaserver3:~/assi 6$ atalanta -A -l -u -v c1.bench|& tee -a log.txt
before
after
end initialazition
iLastUndetectedFault=7
iLastUndetectedFault=6
iLastUndetectedFault=5
iLastUndetectedFault=4
iLastUndetectedFault=3
iLastUndetectedFault=2
iLastUndetectedFault=1
iLastUndetectedFault=0
       ***************
                  Welcome to atalanta (version 2.0)
                       Dong S. Ha (ha@vt.edu)
                    Web: <a href="http://www.ee.vt.edu/ha">http://www.ee.vt.edu/ha</a>
          Virginia Polytechnic Institute & State University
        ****************
        SUMMARY OF TEST PATTERN GENERATION RESULTS
1. Circuit structure
   Name of the circuit
                                            : c1.bench
   Number of primary inputs
                                           : 4
   Number of primary outputs
                                           : 1
   Number of gates
                                           : 5
   Level of the circuit
                                           : 5
2. ATPG parameters
   Test pattern generation Mode
                                           : DTPG + TC
   Backtrack limit
                                           : 10
   Initial random number generator seed
                                          : 1680361158
   Test pattern compaction Mode
                                           : NONE
3. Test pattern generation results
```

```
3. Test pattern generation results
   Number of test patterns
                                              : 12
                                              : 100.000 %
   Fault coverage
   Number of collapsed faults
                                              : 8
   Number of identified redundant faults
                                              : 0
   Number of aborted faults
                                              : 0
   Total number of backtrackings
                                              : 8
4. Memory used
                                              : 0.000 MB
5. CPU time
   Initialization
                                              : 0.000 Secs
   Fault simulation
                                              : 0.000 Secs
                                              : 0.000 Secs
   Total
                                              : 0.000 Secs
aryan22154@edaserver3:~/assi 6$
```

```
* log.txt
                8
 1 before
2 after
3 end initialazition
4 iLastUndetectedFault=7
5 iLastUndetectedFault=6
 6 iLastUndetectedFault=5
7 iLastUndetectedFault=4
8 iLastUndetectedFault=3
9 iLastUndetectedFault=2
10 iLastUndetectedFault=1
11 iLastUndetectedFault=0
12
   ******************
13
14
                Welcome to atalanta (version 2.0)
15
16
                     Dong S. Ha (ha@vt.edu)
                  Web: http://www.ee.vt.edu/ha
17
    * Virginia Polytechnic Institute & State University *
18
19
20
    *****************
21
           SUMMARY OF TEST PATTERN GENERATION RESULTS *****
22 *****
23 1. Circuit structure
24 Name of the circuit
                                                  : c1.bench
     Number of primary inputs
Number of primary outputs
Number of gates
25
                                                  : 4
26
                                                  : 1
27
                                                   5
28
     Level of the circuit
                                                  : 5
30 2. ATPG parameters
31 Test pattern generation Mode
                                                 : DTPG + TC
32
     Backtrack limit
                                                 : 10
33
     Initial random number generator seed
                                                  : 1680361158
34
     Test pattern compaction Mode
                                                  : NONE
35
36 3. Test pattern generation results
     Number of test patterns
37
                                                  : 12
     Fault coverage
                                                  : 100.000 %
38
     Number of collapsed faults
Number of identified redundant faults
39
                                                 : 8
40
                                                  : 0
     Number of aborted faults
41
                                                  : 0
42
     Total number of backtrackings
44 4. Memory used
                                                  : 0.000 MB
45
46 5. CPU time
     Initialization
47
                                                  : 0.000 Secs
48
     Fault simulation
                                                  : 0.000 Secs
49
     FAN
                                                  : 0.000 Secs
     Total
                                                  : 0.000 Secs
50
51
```



Fault Sites and Type	Test Pattern	Test Pattern (Manual)
A/0	1010	1010
B/0	0110	0110
C/1	1x00	1x00
D/0	1x11	1x11
W1/1	0010	0010
W3/0	xx00 0010	xx00 0010
Z/0	1x10 0110	1x10 0110
Z/1	xxx1 xx00 0010	xxx1 xx00 0010