

Report generated on 2023-07-03 13:53 GMT by [riscov](#) v

Environment

Riscov Version	1.25.3
Riscv-arch-test Version/Commit Id	-
DUT	pcore
Reference	sail c simulator
ISA	RV32IM
User Spec Version	2.3
Privilege Spec Version	1.10

Yaml

[Show all details](#) / [Hide all details](#)

Name
/home/user/Work/UETRV-PCore/verif/riscov_work/pcore_isa_checked.yaml <i>(show details)</i>
/home/user/Work/UETRV-PCore/verif/riscov_work/pcore_platform_checked.yaml <i>(show details)</i>

Please visit [YAML specifications](#) for more information.

Summary

 38Passed,  0Failed

Results

[Show all details](#) / [Hide all details](#)

▼ Test	▲ Result	Path
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/add-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/add-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/addi-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/addi-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/and-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/and-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/andi-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/andi-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/auipc-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/auipc-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/beq-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/beq-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/bge-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/bge-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/bgeu-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/bgeu-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/blt-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/blt-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/bltu-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/bltu-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/bne-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/bne-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/fence-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/fence-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/jal-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/jal-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/jalr-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/jalr-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/lb-align-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/lb-align-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/lbu-align-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/lbu-align-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/lh-align-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/lh-align-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/lhu-align-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/lhu-align-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/lui-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/lui-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/lw-align-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/lw-align-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/or-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/or-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/ori-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/ori-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/sb-align-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/sb-align-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/sh-align-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/sh-align-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/sll-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/sll-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/slli-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/slli-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/slt-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/slt-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/slti-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/slti-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/sltiu-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/sltiu-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/sltu-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/sltu-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/sra-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/sra-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/srai-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/srai-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/srl-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/srl-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/srli-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/srli-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/sub-01.S	Passed <i>(show details)</i>	/home/user/Work/UETRV-PCore/verif/riscov_work/src/sub-01.S

▼ Test	▲ Result	Path
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/sw-align-01.S	Passed (show details)	/home/user/Work/UETRV-PCore/verif/riscof_work/src/sw-align-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/xor-01.S	Passed (show details)	/home/user/Work/UETRV-PCore/verif/riscof_work/src/xor-01.S
/home/user/Work/Tests/riscv-test-suite/rv32i_m/src/xori-01.S	Passed (show details)	/home/user/Work/UETRV-PCore/verif/riscof_work/src/xori-01.S