



Ministry of Communications
and Information Technology

eme
egypt makes electronics




The American
University in Cairo



CENTER OF
NANOELECTRONICS
& DEVICES

Functional Verification of SPI Slave IP using SVA and UVM



*This is the submission of the Final project of the subject:
CND-212 (Digital Testing and Verification),
of the "Advanced Digital IC Design and Verification" training program,
organized by the Center of Nanoelectronics and Devices (CND),
at the American University in Cairo (AUC),
in collaboration with the Ministry of Communications and Information
Technology in Egypt (MCIT).*

Submitted to:
Dr. Omar El-Dash
Eng. Amr Abd-ElAzim

Submitted By:

| Name | ID |
|---------------------|-----------|
| Atef Amin Itani | V23010377 |
| Mostafa Ahmed Gaber | V23010491 |
| Omar Wael Ahmed | V23009980 |
| Ahmed Hossam Eldin | V23010393 |
| Ahmed Kamal | V23010450 |
| Manar Kamel Hussein | V23010646 |

Acknowledgments

We want to thank

Dr. Omar ElDash, Eng. Amr Abd-ElAzim, thank you for your efforts and guidance during the lectures and labs.

Mr. Roushdy, Mr. Ehab, and Mr. Ramy thank you for your overwhelming hospitality and help at the labs.

TABLE OF CONTENTS

| | |
|--------------------------------------|-----------|
| TITLE PAGE | i |
| TABLE OF CONTENTS | v |
| LIST OF FIGURES | vi |
| LIST OF TABLES | 1 |
| 1 DUT | 2 |
| 1.1 About the Project | 2 |
| 1.2 RTL Choice | 2 |
| 1.3 SPI Architecture | 2 |
| 1.4 Finite State Machine | 4 |
| 1.5 SPI Protocol | 5 |
| 1.6 The Tool | 5 |
| 2 SVA | 6 |
| 2.1 Test Plan | 6 |
| 2.2 Top module | 8 |
| 2.3 Test Bench design | 9 |
| 2.3.1 Randomization | 9 |
| 2.3.2 Data Stimulus | 10 |
| 2.4 Interface | 13 |
| 2.5 Coverage | 15 |
| 2.5.1 Coverage result | 16 |
| 2.6 Assertions | 18 |
| 2.6.1 rc Buffer Assertions | 19 |
| 2.6.2 tx Buffer Assertions | 20 |
| 2.6.3 reg bank Assertions | 21 |
| 2.6.4 System Assertions | 23 |
| 2.6.5 Assertions Results | 23 |
| 3 UVM | 24 |
| 3.1 Top view | 24 |
| 3.2 Top Module | 26 |
| 3.3 Interface | 27 |
| 3.4 Transaction | 29 |
| 3.5 Sequence | 31 |

| | | |
|----------|--|-----------|
| 3.6 | Driver | 32 |
| 3.7 | Output Monitor | 35 |
| 3.8 | Input Monitor | 36 |
| 3.9 | Coverage | 38 |
| 3.10 | Scoreboard | 40 |
| 3.10.1 | Comparator | 40 |
| 3.10.2 | Predictor | 42 |
| 3.10.3 | Predictor function | 42 |
| 3.10.4 | Scoreboard | 44 |
| 3.11 | Other Classes | 46 |
| 3.11.1 | Agent | 46 |
| 3.11.2 | Passive Agent | 47 |
| 3.11.3 | Environment | 48 |
| 3.11.4 | Test | 49 |
| 3.12 | Final Results | 50 |
| 4 | Conclusion | 51 |
| 4.1 | Comparison between the two methods | 51 |
| 4.2 | Future enhancements | 52 |
| | REFERENCES | 53 |

List of Figures

| | | |
|------|--|----|
| 1.1 | Architecture | 3 |
| 1.2 | FSM | 4 |
| 2.1 | SVA top view | 7 |
| 2.2 | Cover Groups | 17 |
| 2.3 | Cover Points | 17 |
| 2.4 | rc Buffer Assertions - waveform | 20 |
| 2.5 | tx Buffer Assertions - waveform | 21 |
| 2.6 | reg bank Assertions - waveform | 22 |
| 2.7 | Assertions results | 23 |
| 3.1 | UVM top view | 24 |
| 3.2 | Driver sample | 34 |
| 3.3 | Driver sample | 34 |
| 3.4 | Monitor sample | 37 |
| 3.5 | Coverage result | 39 |
| 3.6 | Sunburst Scoreboard Architecture | 40 |
| 3.7 | Scoreboard result | 45 |
| 3.8 | Scoreboard result | 45 |
| 3.9 | Driver-Monitor-Scoreboard sample | 45 |
| 3.10 | UVM Report | 50 |

List of Tables

| | | |
|-----|-----------------------|---|
| 1.1 | DUT Signals | 3 |
| 1.2 | FSM | 4 |
| 2.1 | Test Plan | 7 |

1. DUT

1.1. About the Project

In this project, it is intended to test an SPI slave IP using systemVerilog incorporating features such as interfaces, classes, constrained-random stimulus generation, and coverage-driven verification methodologies. This involved using an actual IP or an abstract model as the test assumed a black box approach. It is required to show different test scenarios for the Slave IP to verify the functionality of the design, and to show the modularity and the reusability of the test environment. Simulation Results and coverage metrics need to be reported. We chose to verify the IP using UVM also and compare between the two methods: Assertion based and UVM.

1.2. RTL Choice

We had to choose one of three different SPI slave IPs, after assessing the RTLs, we chose the IP of: "mjlyons" vSPI [<https://github.com/mjlyons/vSPI>], as it was hardware proved on FPGA, the code was clean, it had three different built testbenches for three different scenarios.

1.3. SPI Architecture

A good knowledge of the RTL is essential for functional verification, so we concluded this block diagram to represent the architecture of the SPI slave IP as shown below.

The RTL represents the slave block only, hence the memories, regbank and master should be provided by the user.

The reader could refer to the ReadMe in the author's repo to understand the protocol, however we added an FSM state diagram and breif protocol description.




Figure 1.1: Architecture

List of DUT inputs/outputs:

| # | Category | DUT Signal | Direction |
|----|-----------------------|--------------|-----------|
| 1 | System | Reset | Input |
| 2 | | SysClk | Input |
| 3 | | debug_out | Output |
| 4 | SPI main signal | SPI_CLK | Input |
| 5 | | SPI_MISO | Output |
| 6 | | SPI_MOSI | Input |
| 7 | | SPI_SS | Input |
| 8 | TX Buffer | txMemAddr | Output |
| 9 | | txMemData | Input |
| 10 | RC Buffer | rcMemAddr | Output |
| 11 | | rcMemData | Output |
| 12 | | rcMemWE | Output |
| 13 | Cmd Bank of Registers | regAddr | Output |
| 14 | | regReadData | Input |
| 15 | | regWriteEn | Output |
| 16 | | regWriteData | Output |

Table 1.1: DUT Signals

1.4. Finite State Machine

Further understanding of the FSM is essential for assertions and scoreboard design. It is detailed in the table below and the state diagram.

| State | Description | Trigger | Address |
|------------|---|-------------------------------------|---|
| Get CMD | Read first byte on MOSI and save it to cmd | at Reset or packet start | N/A |
| Reading | pass every 8 bits from MOSI to rcMemData | cmd read_start read_more | reset to zero at Get_CMD state and incremented at Reading state |
| Writing | pass each byte on txMemData to MISO, bit by bit | cmd write_start or write_more | reset to zero at Get_CMD state and incremented at Writing state |
| Build word | pass 32 bits from MOSI to regWriteData then return to Get_CMD state | cmd[7:6] = 2'b11 | last 4 bits in cmd |
| Send word | pass the 4 bytes in regReadData to MISO, bit by bit, then return to Get_CMD state | cmd[7:6] = 2'b10 | last 4 bits in cmd |

Table 1.2: FSM




Figure 1.2: FSM

1.5. SPI Protocol

After inspecting the block and state diagrams we add the following notes:

- Master, regbank, rc & tx SRAMs are not provided with the RTL, they should be provided from the user.
- Communication is simplex as the addresses change per one state only, meaning at reading state MISO has garbage data and at writing MOSI has garbage data.
- MOSI/MISO will keep reading/writing forever unless system is reset or slave select drops.
- User should note that the regbank will read/write one word then go to initial state (get_cmd), hence the first received byte on MOSI, after each word, should be of known value as it represents the command.
- Interrupt state is found in RTL but is not implemented.
- The system is single slave.
- Sysclk should always be faster than SPI_CLK.
- The clock phase is with the rising edge and clock polarity is zero.

1.6. The Tool

We used Questa Sim 2021.1 for compilation and simulation.

The version of UVM package: uvm-1.1b You can download it from here: <https://www.accellera.org/downloads/standards/uvm>

2. SVA

The first test we will build is assertion based, using system verilog features like: assert property, sequences, constrained randomization and coverage. First, we will design the test plan that will guide us in writing the assertions and coverage parts. Also, we will need to build an interface and test bench including constrained randomization for the stimulus data. Lastly, we will connect all these with the dut on the top module.

2.1. Test Plan

After looking at the signals, we categorized them into 4 main categories: rc Mem, tx Mem, register bank, System signals. Hence we will build three test scenarios covering all the signals. The test items will be of different types, like: immediate assertions, concurrent assertions, coverpoints and covergroups, as shown in the table below:

| # | Type of test | Name in code | Test Item | Description | Associated Signals |
|-----------|----------------------|----------------|---------------------------------|--|--|
| rc_Buffer | | | | | |
| 1 | Immediate Assertion | rcMem_Data | tb currByte to rcMem Data check | checks if each byte in the test bench is passed correctly to rcMemData every 8 SPI_CLKs, when SPI_SS = 0 | rcMemData, SPI_SS, SPI_CLK |
| 2 | Concurrent Assertion | rcMem_Addr | rcMemAddr increment check | checks if rcMemAddr is incremented every 8 SPI_CLKs when rcMemWE is high | rcMemAddr, rcMemWE, SPI_CLK |
| 3 | Concurrent Assertion | rcMem_WE | rcMem write enable check | checks if rc_Wr_en is high when first byte in packet = CMD_READ_START | rcMemWE, SPI_CLK |
| tx_Buffer | | | | | |
| 4 | Concurrent Assertion | tx_Mem_Data | txMemData to MISO check | checks if each bit in tx_Mem_Data is passed correctly to MISO, when the state is SEND or WRITE | txMemData, SPI_SS, SPI_CLK |
| 5 | Immediate Assertion | txMem_Addr | txMemAddr increment check | checks if address is incremented every 8 SPI_CLKs when the state is SEND or WRITE | txMemAddr, SPI_SS, SPI_CLK |
| 6 | Concurrent Assertion | reg_Read_Data | regReadData check | at Send state, checks if regReadData is passed to 4 bytes of MISO | regReadData, SPI_SS, SPI_CLK, SPI_MISO |
| 7 | Concurrent Assertion | reg_Write_Data | regWriteData check | at regWriteEn, checks if regWriteData = last 4 bytes from MOSI | regWriteData, SPI_SS, SPI_CLK |

| Register bank | | | | | |
|---------------|----------------------|---------------------------|-------------------------------|--|--------------------------------|
| 8 | Concurrent Assertion | reg_Write_En | regWriteEn check | at Build state, checks if regWriteEn = 1 after four consecutive bytes | regWriteEn, SPI_CLK, rcMemData |
| 9 | Immediate Assertion | reg_Addr | regAddr check | checks if address in regWriteData is passed correctly to regAddr when SPI_SS drops | regAddr, rcMemData |
| System | | | | | |
| 10 | Concurrent Assertion | reset_addr | Buffers addresses reset check | When Reset = 1 : rcMemAddr = 0 txMemAddr = 0 | Reset, rcMemAddr, txMemAddr |
| 11 | Concurrent Assertion | debug | debug_out check | checks if byte to MOSI is passed correctly to debug_out every 8 SPI_CLKs | debug_out, SPI_CLK, SPI_SS |
| Coverages | | | | | |
| 12 | cover point | cover_rc_addresses | rc_Bufer addresses | values:0:4095 | rcMemAddr |
| 13 | cover point | cover_tx_addresses | tx_Bufer addresses | values:0:4095 | txMemAddr |
| 14 | cover group | cg_reg_addr | register addresses | values:0:15 | regAddr |
| 15 | cover property | bit7_is_one, bit7_is_zero | 7th Bit in Command | values: 0,1 | SPI_SS, SPI_MOSI |
| 16 | cover property | bit6_is_one, bit6_is_zero | 6th bit in Command | values: 0,1 | SPI_SS, SPI_MOSI |
| 17 | cover group | cg_cmd | Cover all commands | values: 1,2,3,4,5 | SPI_SS, SPI_CLK |

Table 2.1: Test Plan




Figure 2.1: SVA top view

2.2. Top module

```
1 module top();
2
3 //Main clock
4 bit SysClk;
5 always begin
6     #20 SysClk = ~SysClk;
7 end
8
9 Intf intf(SysClk);
10
11 spiifc uut (
12     .Reset      (intf.Reset),
13     .SysClk      (SysClk),
14     .SPI_CLK     (intf.SPI_CLK),
15     .SPI_MISO    (intf.SPI_MISO),
16     .SPI_MOSI    (intf.SPI_MOSI),
17     .SPI_SS      (intf.SPI_SS),
18     .txMemAddr   (intf.txMemAddr),
19     .txMemData   (intf.txMemData),
20     .rcMemAddr   (intf.rcMemAddr),
21     .rcMemData   (intf.rcMemData),
22     .rcMemWE     (intf.rcMemWE),
23     .regAddr     (intf.regAddr),
24     .regReadData (intf.regReadData),
25     .regWriteEn  (intf.regWriteEn),
26     .regWriteData(intf.regWriteData),
27     .debug_out   (intf.debug_out)
28 );
29
30 tb tb1(intf.TB);
31
32 bind uut assertions SVA_inst (Reset,
33     SysClk,
34     SPI_CLK,
35     SPI_MOSI,
36     SPI_SS,
37     rcMemWE);
38
39 initial begin
40     $dumpfile("dump.vcd");
41     $dumpvars;
42 end
43
44 endmodule : top
```

Listing 1: Top module

2.3. Test Bench design

We will test four scenarios:

- Byte sent from MOSI to rcMemData with rcMemAddr incrementing.
- Byte sent from txMemData to MISO with txMemAddr incrementing.
- Word (4 bytes) sent from MOSI to regWriteData with regAddr changing.
- Word (4 bytes) sent from regReadData to MISO with regAddr changing.

We built on the test benches of the author found here: https://github.com/mjlyons/vSPI/tree/master/test/spi_base

Data will be randomized with constraints to fulfill the commands needed with the testing scenarios, as shown in the code below:

2.3.1. Randomization

```
1 //Data Randomization
2 class ByteRandomizer;
3
4 rand bit [7:0] data_in[bytes_count] ;
5 rand bit [7:0] cmnd[pkts_count];
6 rand bit [7:0] reg_cmnd[40];
7 rand bit [31:0] regReadData[32];
8
9 constraint read_first {foreach (cmnd[i])
10     (i<10) -> cmnd[i] == 8'h01;} // let first ten packets read
    data only.
11 constraint cmnd_value{foreach (cmnd[i])
12     cmnd[i] dist{8'h01:=10, //CMD_READ_START 40
13     8'h02:=10, //CMD_READ_MORE 10
14     8'h03:=10, //CMD_WRITE_START 20
15     8'h04:=10 //CMD_WRITE_MORE 20
16     }; }
17
18 constraint reg_cmnds {foreach (reg_cmnd[i])
19     reg_cmnd[i] dist{[8'hC0:8'hCF]:=16, //CMD_BUILD_WORD
20     [8'h80:8'h8F]:=16};} //CMD_SEND_WORD
21
22 endclass
```

Listing 2: Randomization

2.3.2. Data Stimulus

```
1 module tb #(parameter
2     AddrBits = 12,
3     RegAddrBits = 4
4 )(Intf.TB tb_if);
5
6 parameter bytes_count = 2000; //200k for full cov
7 parameter pkts_count = 50; //50 for full cov
8 reg [7:0] currRcByte;
9 reg [7:0] pastRcByte;
10 reg [7:0] currCmnd;
11 reg [7:0] pastCmnd;
12 reg [7:0] currTxByte;
13 int index;
14 int pkt_length;
15
16 // Data Randomization goes here
17
18 ByteRandomizer byteRandomizer;
19
20 //task to send currRcByte bit by bit
21 task recvByte;
22     input    [7:0] rcByte;
23     integer   rcBitIndex;
24     begin
25         //$display("%g - spiifc receiving byte '0x%h'", $time, rcByte);
26         for (rcBitIndex = 0; rcBitIndex < 8; rcBitIndex = rcBitIndex + 1)
27             begin
28                 tb_if.cb.SPI_MOSI <= rcByte[7 - rcBitIndex];
29                 #100;
30             end
31     end
32 endtask
33
34 //Data Stimulus
35 initial begin
36     // Initialize Inputs
37     tb_if.cb.Reset <= 0;
38
39     tb_if.cb.SPI_MOSI <= 0;
40     tb_if.cb.SPI_SS <= 1;
41     tb_if.cb.txMemData <= 0;
42
43     // Wait for global reset to finish
44     #100;
45     tb_if.cb.Reset <= 1;
```



```

45 #100;
46 tb_if.cb.Reset <= 0;
47 #100;
48
49 // Initialize the randomizer
50     byteRandomizer = new();
51 void'(byteRandomizer.randomize());
52
53 pkt_length = bytes_count / pkts_count;
54
55 //Testing rc & tx Buffers
56 for (int i=0; i<pkts_count ; i++) begin
57
58     //Start of Packet
59     tb_if.cb.SPI_SS <= 0;
60
61     //Sending the Command
62     $display("%g - start of packet - command[%0d] = 0x%h", $time, i,
byteRandomizer.cmdnd[i]);
63     pastCmdnd = currCmdnd;
64     currCmdnd = byteRandomizer.cmdnd[i];
65     recvByte(currCmdnd);
66
67     //Sending the Data
68     for (int j=0 ; j<pkt_length; j++) begin
69         index = (i*pkt_length)+j;
70         $display("%g - randomized data_in[%0d] = 0x%h", $time, index,
byteRandomizer.data_in[index]);
71         pastRcByte = currRcByte;
72         currRcByte = byteRandomizer.data_in[index];
73         if(currCmdnd == 8'h03 || currCmdnd == 8'h04) begin
74             recvByte(currRcByte);
75             tb_if.cb.txMemData <= currRcByte; end
76         else recvByte(currRcByte);
77     end
78
79     //End of Packet
80     tb_if.cb.SPI_SS <= 1;
81     #1000;
82
83 end
84
85 //Testing regbank
86 for (int i=0; i<32 ; i++) begin
87
88     //Start of Packet
89     tb_if.cb.SPI_SS <= 0;
90

```

```

91     //Sending the Command
92     $display("%g - start of packet - command[%0d] = 0x%h", $time, i,
byteRandomizer.reg_cmnd[i]);
93     pastCmnd = currCmnd;
94     currCmnd = byteRandomizer.reg_cmnd[i];
95     recvByte(currCmnd);
96
97     //Sending the Data
98     for (int j=0 ; j<43; j++) begin
99         index = (i*4)+j;
100        $display("%g - randomized reg_data_in[%0d] = 0x%h", $time, index,
byteRandomizer.data_in[index]);
101        pastRcByte = currRcByte;
102        currRcByte = byteRandomizer.data_in[index];
103        recvByte(currRcByte);
104        if(currCmnd[7:6] == 2'b10) tb_if.cb.regReadData <= byteRandomizer.
regReadData[i];
105    end
106
107    //End of Packet
108    tb_if.cb.SPI_SS <= 1;
109    #1000;
110
111 end
112 $finish;
113 end
114 endmodule

```

Listing 3: Test Bench

2.4. Interface

The interface will link the signals between the test bench and the DUT, define the directivity of the signals, include the cover groups and points, and include the SPI_CLK stimulus, as shown in the code below:

```
1 interface Intf #(parameter
2     AddrBits = 12,
3     RegAddrBits = 4
4 )(input bit SysClk);
5
6     // Inputs
7     bit Reset;
8     bit SPI_CLK;
9     bit SPI_MOSI;
10    bit SPI_SS;
11    logic [7:0] txMemData;
12    logic [31:0] regReadData;
13    logic [7:0] cmd_recvd; //saves firstbyte of the packet (command)
14
15    // Outputs
16    logic SPI_MISO;
17    logic [AddrBits-1:0] txMemAddr;
18    logic [AddrBits-1:0] rcMemAddr;
19    logic [7:0] rcMemData;
20    logic rcMemWE;
21    logic [7:0] debug_out;
22    logic [RegAddrBits-1:0] regAddr;
23    logic regWriteEn;
24    logic [31:0] regWriteData;
25
26    reg SPI_CLK_en;
27
28    initial begin
29        #310
30        SPI_CLK_en = 1;
31    end
32
33    initial begin
34        SPI_CLK = 0;
35        SPI_CLK_en = 0;
36    end
37
38    always begin
39        #10 if (SPI_CLK_en) #40 SPI_CLK = ~SPI_CLK;
40    end
41
```

```

42     clocking cb @(posedge SysClk);
43         output Reset;
44 output SPI_CLK;
45 output SPI_MOSI;
46 output SPI_SS;
47 output txMemData;
48 output regReadData;
49
50 input SPI_MISO;
51 input txMemAddr;
52 input rcMemAddr;
53 input rcMemData;
54 input rcMemWE;
55 input debug_out;
56 input regAddr;
57 input regWriteEn;
58 input regWriteData;
59
60     endclocking
61
62     modport TB(clocking cb);

```

Listing 4: Interface

2.5. Coverage

```
1 //=====
2 //===== Coverage =====
3 //=====
4
5 //covering Buffers addresses
6 covergroup cg_buff_addr @(posedge SysClk);
7   option.per_instance = 1;
8   type_option.strobe = 1;
9   cover_rc_addresses: coverpoint uut.rcMemAddr
10  { option.auto_bin_max = 4096; }
11   cover_tx_addresses: coverpoint uut.txMemAddr
12  { option.auto_bin_max = 4096; }
13 endgroup
14
15   cg_buff_addr cvg_buf_addr = new();
16
17 //covering register addresses
18 covergroup cg_reg_addr @(posedge SysClk);
19   option.per_instance = 1;
20   type_option.strobe = 1;
21   cover_reg_addresses: coverpoint uut.regAddr
22  { option.auto_bin_max = 16; }
23 endgroup
24
25   cg_reg_addr cvg_reg_addr = new();
26
27 //covering CMD_REG_BIT
28 bit7_is_zero : cover property ( @(posedge SysClk)
29   $fell(SPI_SS) | => first_match($rose(SPI_CLK)) |-> (uut.SPI_MOSI === 1'b0)
30   );
31 bit7_is_one : cover property ( @(posedge SysClk)
32   $fell(SPI_SS) | => first_match($rose(SPI_CLK)) |-> (uut.SPI_MOSI === 1'b1)
33   );
34
35 //covering CMD_REG_WE_BIT
36 bit6_is_zero : cover property ( @(posedge SysClk)
37   $fell(SPI_SS) | => first_match($rose(SPI_CLK) [=2]) |-> (uut.SPI_MOSI ===
38     1'b0) );
39 bit6_is_one : cover property ( @(posedge SysClk)
40   $fell(SPI_SS) | => first_match($rose(SPI_CLK) [=2]) |-> (uut.SPI_MOSI ===
41     1'b1) );
42
43 //covering all commands
44 sequence cmd_received;
45   @(posedge SysClk)
```

```

42  $fell(SPI_SS) ##1 (first_match ($rose(SPI_CLK) [=8])) ;
43 endsequence: cmd_received
44
45 covergroup cg_cmd @(posedge SysClk);
46   option.per_instance = 1;
47   type_option.strobe = 1;
48   cover_commands: coverpoint cmd_recvd
49   { bins CMD_READ_START   = {8'd1};
50     bins CMD_READ_MORE    = {8'd2};
51     bins CMD_WRITE_START  = {8'd3};
52     bins CMD_WRITE_MORE   = {8'd4};
53     bins CMD_BUILD_WORD   = {[8'hC0:8'hCF]};
54     bins CMD_SEND_WORD    = {[8'h80:8'h8F]};
55 }
56 endgroup
57
58 cg_cmd cvg_cmd = new();
59
60 always @ (cmd_received, posedge SPI_SS) begin
61   if(SPI_SS) cmd_recvd <= 0;
62   else begin
63     cmd_recvd <= uut.rcMemData ;
64     cvg_cmd.sample();
65   end
66 end
67
68 //=====
69 //===== End of Coverages =====
70 //=====
71
72 endinterface

```

Listing 5: Coverage

2.5.1. Coverage result

As shown previously in the test bench, we stimulated 200k bytes divided on 50 packets in order to reach high coverage values as shown in the figure below, this large data is mainly to cover the SRAMs addresses, 4096 value per SRAM. And for the register bank we stimulated 40 words.




| Covergroups | | | | | | | | | |
|-----------------------|----------|------|---|----------|------------|---|---------------------|--------------|--|
| Name | Coverage | Goal | Status | Included | Total Bins | △ | Covered Bins (Hits) | Missing Bins | |
| [-] /top/intf | 99.61% | | | | | | | | |
| [-] TYPE cg_cmd | 100.00% | 100 |  | ✓ | 6 | | 6 | 0 | |
| [-] TYPE cg_reg_addr | 100.00% | 100 |  | ✓ | 16 | | 16 | 0 | |
| [-] TYPE cg_buff_addr | 98.84% | 100 |  | ✓ | 8192 | | 8097 | 95 | |

Figure 2.2: Cover Groups





| Cover Directives | | | | | | | | | | | |
|----------------------------|----------|---------|-------|---------|--------|---------|---|----------|-------------|------------------|--------------------|
| Name | Language | Enabled | Count | AtLeast | Weight | Cmplt % | Cmplt graph | Included | Peak Memory | Peak Memory Time | Cumulative Threads |
| [-] /top/intf/bit7_is_zero | SVA | ✓ | 53 | 1 | 1 | 100% |  | ✓ | 80 | 340000 ps | 93 |
| [-] /top/intf/bit7_is_one | SVA | ✓ | 40 | 1 | 1 | 100% |  | ✓ | 80 | 340000 ps | 93 |
| [-] /top/intf/bit6_is_zero | SVA | ✓ | 75 | 1 | 1 | 100% |  | ✓ | 320 | 460000 ps | 372 |
| [-] /top/intf/bit6_is_one | SVA | ✓ | 18 | 1 | 1 | 100% |  | ✓ | 320 | 460000 ps | 372 |

Figure 2.3: Cover Points

2.6. Assertions

First we will set multiple sequences and variables for later use in different assertions:

```
1 module assertions(
2     input Reset,
3     input SysClk,
4     input SPI_CLK,
5     input SPI_MOSI,
6     input SPI_SS,
7     input rcMemWE
8 );
9
10 parameter AddrBits = 12;
11 parameter RegAddrBits = 4;
12
13 `define CMD_READ_START      8'd1
14 `define CMD_READ_MORE      8'd2
15 `define CMD_WRITE_START    8'd3
16 `define CMD_WRITE_MORE     8'd4
17 `define CMD_SEND           8'h83
18
19
20 reg state_writing;
21 reg state_send;
22 reg state_build;
23 reg [AddrBits-1:0] pastTxMemAddr;
24 reg [31:0] currRcWord;
25 reg [RegAddrBits-1:0] reg_addr;
26 reg validByte;
27
28 //reg for state build, will be used in assertions
29 always @(SysClk) begin
30     if(intf.cmd_recvd[7] && !SPI_SS) begin// & uut.rcMemData[7] & uut.
31         rcMemData[6]) begin
32             state_build <= (intf.cmd_recvd[6] ? 1 : 0);
33             state_send <= (~intf.cmd_recvd[6] ? 1 : 0);
34             end else begin
35                 state_build <= 0;
36                 state_send <= 0;
37             end
38         end
39
40 //setting sequences for multiple usage
41 sequence valid_Byte;
42 @(posedge SysClk)
43     !SPI_SS throughout (first_match ($rose(SPI_CLK) [=8])) ;
```



```

43 endsequence:valid_Byte
44
45 sequence building_word;
46 @(posedge SysClk)
47     // (!SPI_SS && state_build) throughout (first_match ($rose(SPI_CLK)
48     // [*8])) ;
49     $fell(SPI_SS) ##1 valid_Byte ##1 (intf.cmd_recvd[7:6] == 2'b11);
49 endsequence:building_word

```

Listing 6: Assertions

2.6.1. rc Buffer Assertions

```

1 //=====
2 //===== rc Buffer Assertions =====
3 //=====
4 //-1 ---- tb byte to rcMem check ----
5 always @ (valid_Byte) begin
6     rcMem_Data: assert (uut.rcMemData == tb1.currRcByte || uut.rcMemData
7     == tb1.currCmnd) else $error("passing currByte to rcMem");
8     #800;
9 end
10
11 //-----
12
13 //-2 ----- rcMemAddr inc check -----
14 property rcMemAddr_incr;
15 @(posedge SysClk) disable iff (Reset)
16 rcMemWE | => (uut.rcMemAddr == ($past(uut.rcMemAddr) + 1));
17 endproperty: rcMemAddr_incr
18
19 rcMem_Addr: assert property (rcMemAddr_incr) else $error("incrementing
20 rcMemAddr");
21
22 //-----
23
24 //-3 ----- rcMemWE check -----
25 property rcMemWE_check;
26 @(posedge SysClk)
27 rcMemWE | => valid_Byte | => (intf.cmd_recvd === 'CMD_READ_START) || (intf.
28 cmd_recvd === 'CMD_READ_MORE) || (intf.cmd_recvd === 'CMD_SEND);
29 endproperty: rcMemWE_check
30
31 rcMem_WE: assert property (rcMemWE_check) else $error("in enabling rcMemWE
32 ");
33
34 //-----

```

Listing 7: rc Buffer Assertions

Random screenshot from the waveform of 5 bytes with assertions labeled:




Figure 2.4: rc Buffer Assertions - waveform

2.6.2. tx Buffer Assertions

```

1 //=====
2 //===== tx Buffer Assertions =====
3 //=====
4
5 //preparing data for following assertions
6 always @(posedge SPI_CLK, valid_Byte) begin
7     pastTxMemAddr <= $past(uut.txMemAddr);
8 end
9
10 always @(SysClk) begin
11     state_writing <= (intf.cmd_recvd == 'CMD_WRITE_START) || (intf.cmd_recvd
12         == 'CMD_WRITE_MORE);
13 end
14 //-1 ----- txMem_Data -----
15 reg [2:0]i = 3'd7;
16 always @(valid_Byte) begin
17     if(intf.cmd_recvd == 8'h03 || intf.cmd_recvd == 8'h04) begin
18         for(int j=0; j<8; j++) begin
19             i <= i-1;
20             #100;
21         end
22     end else i <= 7;
23 end
24
25 property txMem_Data; @(posedge SysClk)
26     $rose(SPI_CLK) and (!SPI_SS) and (state_writing == 1'b1) |-> (uut.SPI_MISO
27         == uut.txMemData[i]);
28 endproperty: txMem_Data
29
30 tx_Mem_Data: assert property (txMem_Data);
31
32 //-2 ----- txMem_Addr -----
33 property txMemAddr; @(posedge SysClk)

```

```

34    $fell(SPI_SS) | => valid_Byte | => (state_writing == 1'b1) | => valid_Byte
      | => (uut.txMemAddr == ($past(uut.txMemAddr) + 1));
35 endproperty: txMemAddr
36
37 txMem_Addr: assert property (txMemAddr);
38
39 //-----

```

Listing 8: tx Buffer Assertions

Random screenshot from the waveform of 5 bytes with assertions labeled:




Figure 2.5: tx Buffer Assertions - waveform

2.6.3. reg bank Assertions

```

1 //=====
2 //===== register Assertions =====
3 //=====
4 //-1 ----- regRead_Data -----
5 reg [4:0] index = 5'd31;
6 always @(posedge SPI_CLK) begin
7     if(state_send & (!SPI_SS) ) index <= index-1;
8     else index <= 5'd32;
9 end
10
11 property regRead_Data; @(posedge SysClk)
12     state_send and $rose(SPI_CLK) |-> uut.SPI_MISO === uut.regReadData[index
13     ];
14 endproperty: regRead_Data
15
16 reg_Read_Data: assert property (regRead_Data);
17
18 //-2 ----- regWrite_Data -----
19 always @(building_word) begin
20     for(int i=0; i<4; i++) begin
21         #800;
22         case(i)
23             0: currRcWord[31:24] <= intf.rcMemData;
24             1: currRcWord[23:16] <= intf.rcMemData;

```

```

25     2: currRcWord[15:8]   <= intf.rcMemData;
26     3: currRcWord[7:0]   <= intf.rcMemData;
27 endcase
28 end
29 end
30
31 property regWrite_Data; @(posedge SysClk)
32     $fell(SPI_SS)|=> valid_Byte |=> (intf.cmd_recvd[7:6] == 2'b11) |=>
        valid_Byte [*4] |=> ##3 (uut.regWriteData == currRcWord);
33 endproperty: regWrite_Data
34
35 reg_Write_Data: assert property (regWrite_Data) else $error("reading
        RegWriteData");
36 //-----
37
38 //-3 ----- regWrite_En -----
39 property regWrite_En;
40     @(posedge SysClk)
41         $fell(SPI_SS)|=> valid_Byte |=> (intf.cmd_recvd[7:6] == 2'b11) |=>
            valid_Byte [*4] |=> (uut.regWriteEn == 1'b1);
42 endproperty: regWrite_En
43
44 reg_Write_En: assert property (regWrite_En) else $error("in enabling reg
        regWriteEn");
45 //-----
46
47 //-4 ----- regAddr -----
48 property regAddr;
49     @(posedge SysClk)
50         (!uut.state) && uut.rcByteValid && uut.rcByte[7] |=> (uut.regAddr == uut.
            rcByte[3:0]);
51 endproperty: regAddr
52
53 reg_Addr: assert property (regAddr) else $error("in passing reg addr");
54 //-----

```

Listing 9: reg bank Assertions

Random screenshot from the waveform of 7 words with assertions labeled:




Figure 2.6: reg bank Assertions - waveform

2.6.4. System Assertions

```


1 //=====
2 //===== System Assertions =====
3 //=====
4 //-1 ----- Buffs Addr check -----
5 property addr_is_reset;
6 @(posedge SysClk) $rose(Reset) | => (uut.txMemAddr === 12'h000) and (uut.
   rcMemAddr === 12'h000);
7 endproperty: addr_is_reset
8
9   addr_reset: assert property (addr_is_reset)   else $error("Buffers
   Addresses are not reset!");
10 //-----
11
12 //-2 ----- debug_out check -----
13 property debug_check;
14 @(posedge SysClk) disable iff (Reset)
15   (!SPI_SS) | => valid_Byte   | -> (uut.debug_out === tb1.pastRcByte || uut.
   debug_out === tb1.currCmnd) ;
16 endproperty: debug_check
17
18 always @ (posedge SPI_CLK) begin
19 debug:   assert property (debug_check)         else $error("reading debug");
20 #800;
21 end
22 //-----

```

Listing 10: System Assertions

2.6.5. Assertions Results

It took many hours to reach below result of 100% pass rate as shown below, assertions design required very good knowledge of the DUT signals and flow.



| Assertion | Assertion Type | Language | Enable | Included | Failure Count | Pass Count |
|----------------------------------|----------------|----------|--------|----------|---------------|------------|
| /top/uut/SVA_inst/addr_reset | Concurrent | SVA | on | ✓ | 0 | 1 |
| /top/uut/SVA_inst/debug | Concurrent | SVA | on | ✓ | 0 | 200172 |
| /top/uut/SVA_inst/rcMem_Addr | Concurrent | SVA | on | ✓ | 0 | 92000 |
| /top/uut/SVA_inst/rcMem_Data | Immediate | SVA | on | ✓ | 0 | 200265 |
| /top/uut/SVA_inst/rcMem_WE | Concurrent | SVA | on | ✓ | 0 | 91977 |
| /top/uut/SVA_inst/reg_Addr | Concurrent | SVA | on | ✓ | 0 | 43 |
| /top/uut/SVA_inst/reg_Read_Data | Concurrent | SVA | on | ✓ | 0 | 704 |
| /top/uut/SVA_inst/reg_Write_Data | Concurrent | SVA | on | ✓ | 0 | 18 |
| /top/uut/SVA_inst/reg_Write_En | Concurrent | SVA | on | ✓ | 0 | 18 |
| /top/uut/SVA_inst/tx_Mem_Data | Concurrent | SVA | on | ✓ | 0 | 864000 |
| /top/uut/SVA_inst/bxMem_Addr | Concurrent | SVA | on | ✓ | 0 | 27 |

Figure 2.7: Assertions results

3. UVM

3.1. Top view

We designed the UVM environment as shown in the figure 3.1, the design took the following main considerations:

- Two agents were used, an active one to drive the interface and a passive one to monitor the inputs of the interface/outputs of the driver, which will be fed to the predictor.
- Coverages were migrated from past code with little edit to fit in the subscriber class.




Figure 3.1: UVM top view

- Assertions from past code are not used and a scoreboard is used instead.

- The scoreboard has no reference model, it will predict each output from the input monitor and compare it with the actual output (from the output monitor) to give a PASS/FAIL result per transaction.
- Transactions are sampled on the monitor/interface connection every one valid byte (slave select is low, 8 SPI_CLKs passed).
- TLM connection rules were taken into consideration, between the agents and monitors we used analysis ports, between the driver, sequencer and subscriber we used ports and exports.
- Driver/Sequence handshake protocol was considered at the design of the driver.
- The constrained randomization was put in the Transaction class.
- The main uvm environment was built on the doullos example found in [1]
- For the scoreboard we used the ready-to-plug scoreboard of Sunburst Design found in [2]

3.2. Top Module

```
1 `timescale 1ns/1ps
2
3 `include "uvm_macros.svh"
4
5 module top;
6
7     import uvm_pkg::*;
8     import my_pkg::*;
9
10    //interface instantiation
11    Intf intf();
12
13    //dut instantiation
14    spiifc uut(
15        .Reset(intf.Reset),
16        .SysClk(intf.SysClk),
17        .SPI_CLK(intf.SPI_CLK),
18        .SPI_MISO(intf.SPI_MISO),
19        .SPI_MOSI(intf.SPI_MOSI),
20        .SPI_SS(intf.SPI_SS),
21        .txMemAddr(intf.txMemAddr),
22        .txMemData(intf.txMemData),
23        .rcMemAddr(intf.rcMemAddr),
24        .rcMemData(intf.rcMemData),
25        .rcMemWE(intf.rcMemWE),
26        .regAddr(intf.regAddr),
27        .regReadData(intf.regReadData),
28        .regWriteEn(intf.regWriteEn),
29        .regWriteData(intf.regWriteData),
30        .debug_out(intf.debug_out)
31    );
32
33    initial begin
34        uvm_config_db #(virtual Intf)::set(null, "*", "Intf", intf);
35        uvm_top.finish_on_completion = 1;
36        run_test("my_test");
37        $finish;
38    end
39
40 endmodule: top
```

Listing 11: Top module

3.3. Interface

```
1 `timescale 1ns / 1ps
2
3 interface Intf    (); //input bit SysClk);
4
5     parameter AddrBits = 12;
6     parameter RegAddrBits = 4;
7
8     // Inputs
9     bit Reset;
10    bit SPI_CLK;
11    bit SysClk;
12    bit SPI_MOSI;
13    bit SPI_SS;
14    logic [7:0] txMemData;
15    logic [7:0] cmnd; //saves firstbyte of the packet (command)
16    static logic [7:0] cmd_recvd; //calculates current command
17    static logic [7:0] cmd_recvd_temp;
18    logic [7:0] data_in_temp; //saves current byte of the array data_in[
        pktlength] from the driver's transaction
19    logic get_cmnd; //Flag to indicate the state Get Command
20    bit    [7:0] MISO_reg;
21    int i;
22
23    // Outputs
24    bit SPI_MISO;
25    logic [AddrBits-1:0] txMemAddr;
26    logic [AddrBits-1:0] rcMemAddr;
27    logic [7:0] rcMemData;
28    bit rcMemWE;
29        logic [7:0] debug_out;
30    logic [RegAddrBits-1:0] regAddr;
31    bit regWriteEn;
32    logic [31:0] regReadData;
33    logic [31:0] regWriteData;
34    reg SPI_CLK_en;
35
36    //Clocks
37    always begin
38        #20 SysClk = ~SysClk;
39    end
40
41    always begin
42        #10
43        if (SPI_CLK_en) #40 SPI_CLK <= ~SPI_CLK;
44    end
```

```

45
46 initial begin
47     SPI_CLK <= 0;
48     SPI_CLK_en = 0;
49     #310
50     SPI_CLK_en = 1;
51 end
52
53 // Multiple sequences and variables will be used later in the scoreboard
54 // predictor.
55 sequence receiving_cmnd; @(posedge SysClk)
56     $fell(SPI_SS) ;
57 endsequence: receiving_cmnd
58
59 sequence cmd_received; @(posedge SysClk)
60     $fell(SPI_SS) ##1 (first_match ($rose(SPI_CLK) [=8])) ;
61 endsequence: cmd_received
62
63 always @ (cmd_received) begin
64     cmd_recvd <= uut.rcMemData ;
65 end
66
67 always @ (receiving_cmnd) begin
68     get_cmnd <= 1;
69     #800;
70     get_cmnd <= 0;
71 end
72
73 always@(posedge SysClk) begin
74     if(cmdnd !== 8'h03 && cmdnd !== 8'h04 && cmdnd[7:6] !== 2'b10) begin
75         if(get_cmnd) MISO_reg = (SPI_MISO == 1 ? 8'hff : 8'h00);
76         else MISO_reg = 8'h00;
77     end
78     else if((cmdnd == 8'h03 || cmdnd == 8'h04 || cmdnd[7:6] == 2'b10) && !
79         SPI_SS) begin
80         for(i=0; i<8; i++) begin
81             @(posedge SPI_CLK);
82             MISO_reg[7-i] = SPI_MISO;
83         end
84     end
85 end
86 endinterface

```

Listing 12: Interface

3.4. Transaction

```
1  class my_transaction extends uvm_sequence_item;
2
3      'uvm_object_utils(my_transaction)
4
5  parameter      pkt_length = 4000; //for full coverage generate 60 pkts of 4
      k bytes length
6
7      //Inputs
8      bit          Reset;
9      bit          SPI_MOSI;
10     bit          SPI_SS;
11     rand bit [7:0] txMemData;
12     rand bit [7:0] data_in[pkt_length];
13     rand bit [7:0] cmnd;
14     rand bit [7:0] reg_cmnd;
15     rand bit [31:0] regReadData;
16     bit          [7:0] data_in_temp;
17
18     //Outputs
19     bit          SPI_MISO;
20     bit          [7:0] rcMemData;
21     bit          [7:0] MISO_reg; //saves MISO output for checking
22     bit          [11:0] rcMemAddr;
23     bit          [11:0] txMemAddr;
24     bit          [3:0] regAddr;
25     bit          [7:0] cmd_recvd;
26     bit          get_cmnd;
27     bit          SPI_CLK;
28     bit          [31:0] regWriteData;
29
30     constraint cmd_value{cmnd
31         dist{
32             8'h01:=30,    //CMD_READ_START
33             8'h02:=20,    //CMD_READ_MORE
34             8'h03:=30,    //CMD_WRITE_START
35             8'h04:=20}; //CMD_WRITE_MORE
36         }
37
38     constraint reg_cmnd_value{reg_cmnd
39         dist{[8'hC0:8'hCF]:=16,    //CMD_BUILD_WORD
40             [8'h80:8'h8F]:=16}; //CMD_SEND_WORD
41         }
42
43     function new (string name = "");
44         super.new(name);
```

```

45     endfunction
46
47     function string convert2string;//Prints Inputs
48         return $sformatf("rcMemData=8'h%0h, rcMemAddr=8'h%0h, cmnd=8'h%0h,
49             MISO_reg=8'h%0h, txMemAddr=8'h%0h, regWriteData=8'h%0h, regAddr=8'h%0h",
50             rcMemData          , rcMemAddr          , cmnd          , MISO_reg
51             , txMemAddr          , regWriteData          , regAddr);
52     endfunction
53
54 function string output2string;//Prints Outputs
55     return $sformatf("rcMemData=8'h%0h, rcMemAddr=8'h%0h, cmnd=8'h%0h,
56         MISO_reg=8'h%0h, txMemAddr=8'h%0h, regWriteData=8'h%0h, regAddr=8'h%0h",
57         rcMemData          , rcMemAddr          , cmd_recvd          ,
58         MISO_reg          , txMemAddr          , regWriteData          , regAddr);
59     endfunction
60
61 function void do_copy(uvm_object rhs);
62     my_transaction tx;
63     $cast(tx, rhs);
64     Reset          = tx.Reset;
65     SPI_MOSI        = tx.SPI_MOSI;
66     SPI_SS          = tx.SPI_SS;
67     txMemData       = tx.txMemData;
68     data_in         = tx.data_in;
69     data_in_temp    = tx.data_in_temp;
70     cmnd            = tx.cmnd;
71     reg_cmnd        = tx.reg_cmnd;
72     regReadData     = tx.regReadData;
73     rcMemAddr       = tx.rcMemAddr;
74     txMemAddr       = tx.txMemAddr;
75     cmd_recvd       = tx.cmd_recvd;
76     regAddr         = tx.regAddr;
77     rcMemData       = tx.rcMemData;
78     get_cmnd        = tx.get_cmnd;
79     MISO_reg        = tx.MISO_reg;
80     SPI_MISO        = tx.SPI_MISO;
81     SPI_CLK         = tx.SPI_CLK;
82     regWriteData    = tx.regWriteData;
83     endfunction
84
85 function bit do_compare(uvm_object rhs, uvm_comparer comparer);//called
86 in the comparator class in the scoreboard
87     my_transaction tx;
88     bit status = 1;
89     $cast(tx, rhs);
90     status &= (rcMemData == tx.rcMemData);
91     status &= (rcMemAddr == tx.rcMemAddr);
92     status &= (MISO_reg == tx.MISO_reg);

```

```

88     status &= (txMemAddr == tx.txMemAddr);
89     status &= (regWriteData == tx.regWriteData);
90     status &= (regAddr == tx.regAddr);
91     return status;
92 endfunction
93
94 endclass: my_transaction

```

Listing 13: Transaction

3.5. Sequence

```

1 class my_sequence extends uvm_sequence #(my_transaction);
2
3     'uvm_object_utils(my_sequence)
4
5     my_transaction pkt;
6     parameter pkts_count = 60;
7
8     function new (string name = "");
9         super.new(name);
10    endfunction
11
12    task body;
13        if (starting_phase != null)
14            starting_phase.raise_objection(this,"Start of sequence");
15
16        repeat(pkts_count) begin
17            /*1*/ pkt = my_transaction::type_id::create("pkt");
18            /*2*/ start_item(pkt);
19            /*3*/ if(!pkt.randomize())
20                'uvm_error("", $sformatf("Randomization for packet[%0d] failed",
21                pkts_count))
22            /*4*/ finish_item(pkt);
23            end
24
25            if (starting_phase != null)
26                starting_phase.drop_objection(this,"End of sequence");
27        endtask: body
28    endclass: my_sequence

```

Listing 14: Sequence

3.6. Driver

```
1 class my_driver          extends uvm_driver          #(my_transaction);
2
3     'uvm_component_utils(my_driver)
4
5     my_transaction pkt;
6     virtual Intf dut_vi;
7
8     function new(string name, uvm_component parent);
9         super.new(name, parent);
10    endfunction
11
12    function void build_phase(uvm_phase phase);
13        if(! uvm_config_db #(virtual Intf)::get(this, "", "Intf", dut_vi) )
14            'uvm_error("", "uvm_config_db::get failed")
15    endfunction
16
17    task run_phase(uvm_phase phase);
18        begin
19
20            //Initialize Inputs
21            dut_vi.Reset      <= 0;
22            dut_vi.SPI_MOSI   <= 0;
23            dut_vi.SPI_SS     <= 1;
24            dut_vi.txMemData <= 0;
25
26            //Global Reset
27            #100;
28            dut_vi.Reset <= 1;
29            #100;
30            dut_vi.Reset <= 0;
31            #100;
32
33            forever
34                begin
35                    seq_item_port.get_next_item(pkt); //Unblock start_item(start
36                    randomization,driver is ready to get a trans)
37
38                    //Packet start
39                    dut_vi.SPI_SS      <= 0;
40
41                    /** Testing rc & tx Buffers ***/
42                    //-----
43                    //Sending the Command
44                    'uvm_info("Driver", $sformatf("%0t *** Start of Packet *** command = 0
45                    x%h \n", $time, pkt.cmnd), UVM_LOW);
```

```

44     dut_vi.cmnd = pkt.cmnd;
45     recvByte(pkt.cmnd);
46
47     //Sending the Data
48     for (int j=0 ; j<pkt.pkt_length; j++) begin
49         'uvm_info("Driver", $sformatf("@%0t - randomized data_in[%0d] = 0x%h
\n", $time, j, pkt.data_in[j]), UVM_LOW);
50         dut_vi.data_in_temp = pkt.data_in[j];
51         if(pkt.cmnd == 8'h03 || pkt.cmnd == 8'h04) dut_vi.txMemData = pkt.
data_in[j];
52         recvByte(pkt.data_in[j]);
53     end
54
55     dut_vi.SPI_SS    <= 1;
56     #1000;
57     dut_vi.SPI_SS    <= 0;
58
59     /** Testing register bank **/
60     //-----
61     //Sending the Command
62     'uvm_info("Driver", $sformatf("@%0t *** Start of Packet *** command = 0
x%h \n", $time, pkt.reg_cmnd), UVM_LOW);
63     dut_vi.cmnd = pkt.reg_cmnd;
64     recvByte(pkt.reg_cmnd);
65
66     //Sending the Data
67     for (int j=0 ; j<4; j++) begin
68         'uvm_info("Driver", $sformatf("@%0t - randomized data_in[%0d] = 0x%h
\n", $time, j, pkt.data_in[j]), UVM_LOW);
69         dut_vi.data_in_temp = pkt.data_in[j];
70         if(pkt.reg_cmnd == 8'h80) dut_vi.regReadData = pkt.regReadData;
71         recvByte(pkt.data_in[j]);
72     end
73
74     //Packet finish
75     dut_vi.SPI_SS    <= 1;
76     #1000;
77
78     seq_item_port.item_done(); //Unblock finish_item(go for next seq,
driver has finished wiggling the intf)
79     end
80
81 end
82 endtask: run_phase
83
84 task recvByte; //Send the byte on MOSI bit by bit
85 input    [7:0] rcByte;
86 integer    rcBitIndex;

```

```

87     begin
88         // 'uvm_info("Driver", $sformatf("%0t - spiifc receiving byte '0x%h'",
89         // $time, rcByte), UVM_LOW)
90         for (rcBitIndex = 0; rcBitIndex < 8; rcBitIndex = rcBitIndex + 1)
91             begin
92                 dut_vi.SPI_MOSI <= rcByte[7 - rcBitIndex];
93                 #100;
94             end
95         endtask: rcvByte
96     endclass: my_driver

```

Listing 15: Driver

Data_in sample:

```
[Driver] @192404110000 - randomized data_in[0] = 0xf4
```

Figure 3.2: Driver sample

Command sample:

```
[Driver] @192403310000 *** Start of Packet *** command = 0x81
```

Figure 3.3: Driver sample

3.7. Output Monitor

```
1 class output_monitor extends uvm_monitor;
2
3   'uvm_component_utils(output_monitor)
4
5   virtual Intf dut_vi;
6   uvm_analysis_port #(my_transaction) analysis_port;
7   my_transaction m_trans;
8
9   function new(string name, uvm_component parent);
10      super.new(name, parent);
11      analysis_port = new("analysis_port",this);
12      m_trans = new();
13   endfunction
14
15   function void build_phase(uvm_phase phase);
16      super.build_phase(phase);
17
18   if( !uvm_config_db #(virtual Intf)::get(this, "", "Intf", dut_vi) )
19      'uvm_fatal("OUTPUT MON", "uvm_config_db::get failed")
20   endfunction
21
22   task run_phase(uvm_phase phase);
23      m_trans = my_transaction::type_id::create("m_trans");
24
25      forever begin
26         @(posedge dut_vi.SysClk && !dut_vi.SPI_SS); //Synchronized with the
Input Monitor
27         repeat (8) @(posedge dut_vi.SPI_CLK && !dut_vi.SPI_SS); //Sample every
one Valid Byte
28         @(posedge dut_vi.SysClk);
29         m_trans.SPI_CLK = dut_vi.SPI_CLK;
30         m_trans.rcMemData = dut_vi.rcMemData;
31         m_trans.rcMemAddr = dut_vi.rcMemAddr;
32         m_trans.txMemData = dut_vi.txMemData;
33         m_trans.txMemAddr = dut_vi.txMemAddr;
34         m_trans.MISO_reg = dut_vi.MISO_reg;
35         m_trans.SPI_MISO = dut_vi.SPI_MISO;
36         m_trans.cmd_recvd = dut_vi.cmd_recvd;
37         m_trans.cmnd = dut_vi.cmnd;
38         m_trans.get_cmnd = dut_vi.get_cmnd;
39         m_trans.regReadData = dut_vi.regReadData;
40         m_trans.regWriteData = dut_vi.regWriteData;
41         m_trans.regAddr = dut_vi.regAddr;
42
43         'uvm_info("OUTPUT MON", $sformatf("OUTPUTS: rcMemData=8'h%0h,
```

```

    rcMemAddr=8'h%0h, MISO_reg=8'h%0h, txMemAddr=8'h%0h",
44         m_trans.rcMemData, m_trans.rcMemAddr,
    m_trans.MISO_reg, m_trans.txMemAddr), UVM_LOW)
45     analysis_port.write(m_trans);
46     end
47 endtask
48
49 endclass: output_monitor

```

Listing 16: Output Monitor

3.8. Input Monitor

```

1 class input_monitor extends uvm_monitor;
2
3     'uvm_component_utils(input_monitor)
4
5     virtual Intf dut_vi;
6     uvm_analysis_port #(my_transaction) analysis_port;
7     my_transaction m_trans;
8
9     function new(string name, uvm_component parent);
10         super.new(name, parent);
11         analysis_port = new("analysis_port",this);
12         m_trans = new();
13     endfunction
14
15     function void build_phase(uvm_phase phase);
16         super.build_phase(phase);
17         if( !uvm_config_db #(virtual Intf)::get(this, "", "Intf", dut_vi) )
18             'uvm_fatal("INPUT MON", "uvm_config_db::get failed")
19     endfunction
20
21     task run_phase(uvm_phase phase);
22         m_trans = my_transaction::type_id::create("m_trans");
23
24         forever begin
25             @(posedge dut_vi.SysClk && !dut_vi.SPI_SS); //Synchronized with Output
                Monitor
26             repeat (8) @(posedge dut_vi.SPI_CLK && !dut_vi.SPI_SS); //Sample every
                one Valid Byte
27             @(posedge dut_vi.SysClk);
28             m_trans.SPI_CLK      = dut_vi.SPI_CLK;
29             m_trans.rcMemData     = dut_vi.rcMemData;
30             m_trans.rcMemAddr     = dut_vi.rcMemAddr;
31             m_trans.data_in_temp = dut_vi.data_in_temp;

```

```

32     m_trans.txMemData      = dut_vi.txMemData;
33     m_trans.cmd_recvd      = dut_vi.cmd_recvd;
34     m_trans.cmnd           = dut_vi.cmnd;
35     m_trans.get_cmnd       = dut_vi.get_cmnd;
36     m_trans.MISO_reg       = dut_vi.MISO_reg;
37     m_trans.SPI_MISO       = dut_vi.SPI_MISO;
38     m_trans.regReadData    = dut_vi.regReadData;
39     m_trans.regWriteData   = dut_vi.regWriteData;
40     m_trans.regAddr        = dut_vi.regAddr;
41
42     'uvm_info("INPUT MON", $sformatf("INPUTS : data_in=8'h%0h, cmnd=8'h%0h
,   txMemData=8'h%0h", m_trans.data_in_temp, m_trans.cmnd, m_trans.
txMemData), UVM_LOW)
43     analysis_port.write(m_trans);
44     end
45 endtask
46
47 endclass: input_monitor

```

Listing 17: Input Monitor

Sample of transaction read on Input/Output Monitors:

```

[INPUT MON] INPUTS : data_in=8'hf4, cmnd=8'h81, txMemData=8'h59
[OUTPUT MON] OUTPUTS: rcMemData=8'hf4, rcMemAddr=8'h0, MISO_reg=8'h3b, txMemAddr=8'hfa0

```

Figure 3.4: Monitor sample

3.9. Coverage

```
1 class my_coverage extends uvm_subscriber #(my_transaction);
2
3   'uvm_component_utils(my_coverage)
4
5   my_transaction pkt;
6
7   //Covering Buffers addresses
8   covergroup cg_buff;
9   option.per_instance = 1;
10    cover_rc_addresses: coverpoint pkt.rcMemAddr {option.auto_bin_max =
11      4096;}
12    cover_tx_addresses: coverpoint pkt.txMemAddr {option.auto_bin_max =
13      4096;}
14  endgroup
15
16  //Covering all commands
17  covergroup cg_cmd;
18  option.per_instance = 1;
19  cover_commands: coverpoint pkt.cmd_recvd{
20    bins CMD_READ_START    = {8'd1};
21    bins CMD_READ_MORE     = {8'd2};
22    bins CMD_WRITE_START   = {8'd3};
23    bins CMD_WRITE_MORE    = {8'd4};
24    bins CMD_BUILD_WORD[]  = {[8'hC0:8'hCF]};
25    bins CMD_SEND_WORD[]   = {[8'h80:8'h8F]};}
26  endgroup
27
28  //Covering register addresses
29  covergroup cg_reg_addr;
30  option.per_instance = 1;
31  cover_reg_addresses: coverpoint pkt.regAddr
32  {option.auto_bin_max = 16;}
33  endgroup
34
35  function new(string name, uvm_component parent);
36    super.new(name, parent);
37    cg_buff = new();
38    cg_cmd  = new();
39    cg_reg_addr = new();
40  endfunction
41
42  function void write(input my_transaction t);
43    pkt = t;
44    cg_buff.sample();
45    cg_cmd.sample();
```


```

44     cg_reg_addr.sample();
45 endfunction
46
47 function void report_phase(uvm_phase phase);
48     'uvm_info(get_type_name(), $sformatf("Coverage of Commands = %3.1f%%",
cg_cmd.get_inst_coverage()), UVM_MEDIUM)
49     'uvm_info(get_type_name(), $sformatf("Coverage of Buffer Addresses =
%3.1f%%", cg_buff.get_inst_coverage()), UVM_MEDIUM)
50     'uvm_info(get_type_name(), $sformatf("Coverage of Register Addresses =
%3.1f%%", cg_reg_addr.get_inst_coverage()), UVM_MEDIUM)
51 endfunction
52
53 endclass: my_coverage

```

Listing 18: Coverage

Coverage result:






| Name | Coverage | Goal | Status | Included | Total Bins | Covered Bins (Hits) | Missing Bins |
|---------------------|----------|------|---|----------|------------|---------------------|--------------|
| /my_pkg/my_coverage | 96.83% | | | | | | |
| TYPE cg_reg_addr | 100.00% | 100 |  | ✓ | 16 | 16 | 0 |
| TYPE cg_cmd | 91.66% | 100 |  | ✓ | 36 | 33 | 3 |
| TYPE cg_buff | 98.84% | 100 |  | ✓ | 8192 | 8097 | 95 |

Figure 3.5: Coverage result

3.10. Scoreboard

We used the scoreboard provided by Sunburst Design, below is a block diagram from the paper [2], you can review it for in-depth explanation. All blocks are not edited except for the prediction function in the Predictor class.




Figure 3.6: Sunburst Scoreboard Architecture

3.10.1. Comparator

```

1 class my_comparator extends uvm_component;
2
3   'uvm_component_utils(my_comparator)
4
5   uvm_analysis_export #(my_transaction) axp_in;
6   uvm_analysis_export #(my_transaction) axp_out;
7   uvm_tlm_analysis_fifo #(my_transaction) expfifo;
8   uvm_tlm_analysis_fifo #(my_transaction) outfifo;
9   my_transaction exp_tr, out_tr;
10
11
12   function new (string name, uvm_component parent);
13     super.new(name, parent);
14   endfunction
15
16   function void build_phase(uvm_phase phase);
17     super.build_phase(phase);
18     axp_in = new("axp_in", this);
19     axp_out = new("axp_out", this);
20     expfifo = new("expfifo", this);
21     outfifo = new("outfifo", this);
22

```

```

23  endfunction
24
25  function void connect_phase(uvm_phase phase);
26      super.connect_phase(phase);
27      exp_fifo.connect (exp_fifo.analysis_export);
28      exp_out.connect(out_fifo.analysis_export);
29  endfunction
30
31  task run_phase(uvm_phase phase);
32      my_transaction exp_tr, out_tr;
33      forever begin
34          'uvm_info("my_comparator run task", "WAITING for expected output",
UVM_DEBUG)
35          exp_fifo.get(exp_tr);
36          'uvm_info("my_comparator run task", "WAITING for actual output",
UVM_DEBUG)
37          out_fifo.get(out_tr);
38          if (out_tr.compare(exp_tr)) begin
39              PASS();
40              'uvm_info ("PASS", $sformatf("\n Actual   : %s \n Expected: %s \n",
out_tr.output2string(), exp_tr.convert2string()), UVM_LOW)
41          end
42          else begin
43              ERROR();
44              'uvm_error("ERROR", $sformatf("\n Actual   : %s \n Expected: %s \n",
out_tr.output2string(), exp_tr.convert2string()))
45          end
46      end
47  endtask
48
49  int VECT_CNT, PASS_CNT, ERROR_CNT;
50
51  function void report_phase(uvm_phase phase);
52      super.report_phase(phase);
53      if (VECT_CNT && !ERROR_CNT)
54          'uvm_info(get_type_name(),$sformatf("\n\n\n*** ALL PASSED! - %0d vectors
ran, %0d vectors passed ***\n",VECT_CNT, PASS_CNT), UVM_LOW)
55      else
56          'uvm_info(get_type_name(),$sformatf("\n\n\n*** TEST RESULT - %0d vectors
ran, %0d vectors passed, %0d vectors failed ***\n",VECT_CNT, PASS_CNT,
ERROR_CNT), UVM_LOW)
57  endfunction
58
59  function void PASS();
60      VECT_CNT++;
61      PASS_CNT++;
62  endfunction
63

```

```

64  function void ERROR();
65      VECT_CNT++;
66      ERROR_CNT++;
67  endfunction
68
69  endclass: my_comparator

```

Listing 19: Comparator

3.10.2. Predictor

```

1  class my_predictor extends uvm_subscriber #(my_transaction);
2      'uvm_component_utils(my_predictor)
3
4      uvm_analysis_port #(my_transaction) results_ap;
5
6      function new(string name, uvm_component parent);
7          super.new(name, parent);
8      endfunction
9
10     function void build_phase(uvm_phase phase);
11         super.build_phase(phase);
12         results_ap = new("results_ap", this);
13     endfunction
14
15     function void write(my_transaction t);
16         my_transaction exp_tr;
17         exp_tr = my_calc_exp(t);
18         results_ap.write(exp_tr);
19     endfunction
20
21     extern function my_transaction my_calc_exp(my_transaction t);
22
23     endclass: my_predictor

```

Listing 20: Predictor

3.10.3. Predictor function

```

1  function my_transaction my_predictor::my_calc_exp(my_transaction t);
2
3      logic [7:0] rcMemData_out;
4      bit [7:0] MIS0_reg_out;
5      static logic [11:0] next_rcMemAddr_out;
6      static logic [11:0] next_txMemAddr_out=0;

```



```

7  logic [11:0] txMemAddr_out;
8  logic [11:0] rcMemAddr_out;
9  static bit [1:0] reg_index=0;
10 static logic [31:0] reg_Write_Data;
11 static logic [3:0] reg_Addr_out;
12
13 my_transaction tr = my_transaction::type_id::create("tr");
14 'uvm_info(get_type_name(), t.convert2string(), UVM_HIGH)
15
16 txMemAddr_out = next_txMemAddr_out;
17 rcMemAddr_out = next_rcMemAddr_out;
18 /// Outputs Prediction */b>
19 //STATE_GET_CMD
20 if(t.get_cmnd) begin
21     rcMemData_out = t.cmnd;
22     tr.rcMemAddr = rcMemAddr_out;
23     next_rcMemAddr_out = 0;
24     if(t.cmnd == 8'h03 || t.cmnd[7:6] == 2'b11) next_txMemAddr_out = 0;
25     MISO_reg_out = (t.SPI_MISO == 1 ? 8'hff : 8'h00);
26
27 //STATE_READING
28 end else if(t.cmnd == 8'h01 || t.cmnd == 8'h02) begin
29     rcMemData_out = t.data_in_temp;
30     next_rcMemAddr_out++;
31     tr.rcMemAddr = next_rcMemAddr_out;
32     MISO_reg_out = 8'h00;
33     next_txMemAddr_out = txMemAddr_out;
34
35 //STATE_WRITING
36 end else if(t.cmnd == 8'h03 || t.cmnd == 8'h04) begin
37     rcMemData_out = t.data_in_temp;
38     next_txMemAddr_out++;
39     if(t.get_cmnd) MISO_reg_out = (t.SPI_MISO == 1 ? 8'hff : 8'h00);
40     else MISO_reg_out = t.txMemData;
41
42 //STATE_BUILD_WORD
43 end else if (t.cmnd[7:6] == 2'b11) begin
44     rcMemData_out = t.data_in_temp;
45     reg_Addr_out = t.cmnd & 8'h0F;
46     if (reg_index == 0) begin
47         reg_Write_Data[31:24] = t.data_in_temp;
48         reg_index++;
49     end else if (reg_index == 1) begin
50         reg_Write_Data[23:16] = t.data_in_temp;
51         reg_index++;
52     end else if (reg_index == 2) begin
53         reg_Write_Data[15:8] = t.data_in_temp;
54         reg_index++;

```

```

55     end else if (reg_index == 3) begin
56         reg_Write_Data[7:0] = t.data_in_temp;
57         reg_index = 0;
58         tr.regWriteData = reg_Write_Data;
59     end
60
61 //STATE_SEND_WORD
62 end else if(t.cmnd[7:6] == 2'b10) begin
63     rcMemData_out = t.data_in_temp;
64     next_txMemAddr_out++;
65     reg_Addr_out = t.cmnd & 8'h0F;
66     if (reg_index == 0) begin
67         MISO_reg_out = t.regReadData[31:24];
68         reg_index++;
69     end else if (reg_index == 1) begin
70         MISO_reg_out = t.regReadData[23:16];
71         reg_index++;
72     end else if (reg_index == 2) begin
73         MISO_reg_out = t.regReadData[15:8];
74         reg_index++;
75     end else if (reg_index == 3) begin
76         MISO_reg_out = t.regReadData[7:0];
77         reg_index = 0;
78     end
79 end
80
81 //Copy all sampled inputs & outputs
82 tr.copy(t);
83 //Overwrite output values with the calculated ones
84 tr.rcMemData = rcMemData_out;
85 tr.MISO_reg = MISO_reg_out;
86 tr.txMemAddr = txMemAddr_out;
87 tr.regAddr = reg_Addr_out;
88 return(tr);
89 endfunction

```

Listing 21: Predictor function

3.10.4. Scoreboard

```

1 class my_scoreboard extends uvm_scoreboard;
2     'uvm_component_utils(my_scoreboard)
3     uvm_analysis_export #(my_transaction) axp_in;
4     uvm_analysis_export #(my_transaction) axp_out;
5     my_predictor prd;
6     my_comparator cmp;
7

```

```

8     function new(string name, uvm_component parent);
9         super.new( name, parent );
10    endfunction
11
12    function void build_phase(uvm_phase phase);
13        super.build_phase(phase);
14        axp_in = new("axp_in", this);
15        axp_out = new("axp_out", this);
16        prd = my_predictor::type_id::create("prd", this);
17        cmp = my_comparator::type_id::create("cmp", this);
18    endfunction
19
20    function void connect_phase( uvm_phase phase );
21        // Connect predictor & comparator to respective analysis exports
22        axp_in.connect(prd.analysis_export);
23        axp_out.connect(cmp.axp_out);
24        // Connect predictor to comparator
25        prd.results_ap.connect(cmp.axp_in);
26    endfunction
27 endclass: my_scoreboard

```

Listing 22: Scoreboard

Scoreboard sample per transaction:

```

# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(486) @ 192405660000: uvm_test_top.m_env.my_scoreboard.cmp [PASS]
# Actual   : rcMemData=8'h25, rcMemAddr=8'h0, cmdnd=8'h81, MISO_reg=8'hcf, txMemAddr=8'hfa1, regWriteData=8'hca1d7f25, regAddr=8'h1
# Expected: rcMemData=8'h25, rcMemAddr=8'h0, cmdnd=8'h81, MISO_reg=8'hcf, txMemAddr=8'hfa1, regWriteData=8'hca1d7f25, regAddr=8'h1

```

Figure 3.7: Scoreboard result

Scoreboard final result:

```

*** ALL PASSED! - 240360 vectors ran, 240360 vectors passed ***

```

Figure 3.8: Scoreboard result

```

# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(206) @ 192403310000: uvm_test_top.m_env.m_agent.m_driv [Driver] @192403310000 *** Start of Packet *** command = 0x81
# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(333) @ 192404060000: uvm_test_top.m_env.p_agent.ip_monitor [INPUT MON] INPUTS : data_in=8'h59, cmdnd=8'h81, txMemData=8'h59
# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(284) @ 192404060000: uvm_test_top.m_env.m_agent.m_monitor [OUTPUT MON] OUTPUTS: rcMemData=8'h51, rcMemAddr=8'h0, MISO_reg=8'h0, txMemAddr=8'hfa0
# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(486) @ 192404060000: uvm_test_top.m_env.my_scoreboard.cmp [PASS]
# Actual   : rcMemData=8'h51, rcMemAddr=8'h0, cmdnd=8'h3, MISO_reg=8'h0, txMemAddr=8'hfa0, regWriteData=8'hca1d7f91, regAddr=8'h3
# Expected: rcMemData=8'h51, rcMemAddr=8'h0, cmdnd=8'h81, MISO_reg=8'h0, txMemAddr=8'hfa0, regWriteData=8'hca1d7f91, regAddr=8'h3
# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(212) @ 192404110000: uvm_test_top.m_env.m_agent.m_driv [Driver] @192404110000 - randomized data_in[0] = 0xf4
# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(333) @ 192404060000: uvm_test_top.m_env.p_agent.ip_monitor [INPUT MON] INPUTS : data_in=8'hf4, cmdnd=8'h81, txMemData=8'h59
# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(284) @ 192404060000: uvm_test_top.m_env.m_agent.m_monitor [OUTPUT MON] OUTPUTS: rcMemData=8'hf4, rcMemAddr=8'h0, MISO_reg=8'h3b, txMemAddr=8'hfa0
# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(486) @ 192404060000: uvm_test_top.m_env.my_scoreboard.cmp [PASS]
# Actual   : rcMemData=8'hf4, rcMemAddr=8'h0, cmdnd=8'h81, MISO_reg=8'h3b, txMemAddr=8'hfa0, regWriteData=8'hca1d7ff4, regAddr=8'h1
# Expected: rcMemData=8'hf4, rcMemAddr=8'h0, cmdnd=8'h81, MISO_reg=8'h3b, txMemAddr=8'hfa0, regWriteData=8'hca1d7ff4, regAddr=8'h1
# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(212) @ 192404910000: uvm_test_top.m_env.m_agent.m_driv [Driver] @192404910000 - randomized data_in[1] = 0x25
# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(333) @ 192405660000: uvm_test_top.m_env.p_agent.ip_monitor [INPUT MON] INPUTS : data_in=8'h25, cmdnd=8'h81, txMemData=8'h59
# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(284) @ 192405660000: uvm_test_top.m_env.m_agent.m_monitor [OUTPUT MON] OUTPUTS: rcMemData=8'h25, rcMemAddr=8'h0, MISO_reg=8'hcf, txMemAddr=8'hfa1
# UVM_INFO E:/Projects/Verification/UVM_VSPI/my_pkg.sv(486) @ 192405660000: uvm_test_top.m_env.my_scoreboard.cmp [PASS]
# Actual   : rcMemData=8'h25, rcMemAddr=8'h0, cmdnd=8'h81, MISO_reg=8'hcf, txMemAddr=8'hfa1, regWriteData=8'hca1d7f25, regAddr=8'h1
# Expected: rcMemData=8'h25, rcMemAddr=8'h0, cmdnd=8'h81, MISO_reg=8'hcf, txMemAddr=8'hfa1, regWriteData=8'hca1d7f25, regAddr=8'h1

```

Figure 3.9: Driver-Monitor-Scoreboard sample

3.11. Other Classes

Below are the other classes of the UVM architecture which has mostly boilerplate code, so we put it lastly

3.11.1. Agent

This is the main agent driving the transactions and monitoring the interface outputs.

```
1 class my_agent          extends uvm_agent;
2
3     'uvm_component_utils(my_agent)
4
5     my_sequencer    m_seqr;
6     my_driver       m_driv;
7     output_monitor  op_monitor;
8     uvm_analysis_port #(my_transaction) analysis_port;
9
10    function new(string name, uvm_component parent);
11        super.new(name, parent);
12        analysis_port = new("analysis_port",this);
13    endfunction
14
15    function void build_phase(uvm_phase phase);
16        m_seqr      = my_sequencer::type_id::create("m_seqr", this);
17        m_driv      = my_driver::type_id::create("m_driv", this);
18        op_monitor  = output_monitor::type_id::create("m_monitor", this);
19    endfunction
20
21    function void connect_phase(uvm_phase phase);
22        m_driv.seq_item_port.connect(m_seqr.seq_item_export);
23        op_monitor.analysis_port.connect(analysis_port);
24    endfunction
25
26 endclass: my_agent
```

Listing 23: Agent

3.11.2. Passive Agent

Used to monitor the driver output (interface input), then pass this transaction through analysis port to the predictor class.

```
1 class passive_agent extends uvm_agent;
2
3     'uvm_component_utils(passive_agent)
4
5     input_monitor    ip_monitor;
6     uvm_analysis_port #(my_transaction) p_analysis_port;
7
8     function new(string name, uvm_component parent);
9         super.new(name, parent);
10        p_analysis_port = new("p_analysis_port",this);
11    endfunction
12
13    function void build_phase(uvm_phase phase);
14        ip_monitor = input_monitor::type_id::create("ip_monitor", this);
15    endfunction
16
17    function void connect_phase(uvm_phase phase);
18        ip_monitor.analysis_port.connect(p_analysis_port);
19    endfunction
20
21 endclass: passive_agent
```

Listing 24: Passive Agent

3.11.3. Environment

```
1 class my_env          extends uvm_env;
2
3     'uvm_component_utils(my_env)
4
5     my_agent          m_agent;
6     passive_agent p_agent;
7     my_coverage      m_coverage;
8     my_scoreboard m_scoreboard;
9
10    function new(string name, uvm_component parent);
11        super.new(name, parent);
12    endfunction
13
14    function void build_phase(uvm_phase phase);
15        m_agent          = my_agent::type_id::create("m_agent", this);
16        p_agent          = passive_agent::type_id::create("p_agent", this);
17        m_coverage      = my_coverage::type_id::create("m_coverage", this);
18        m_scoreboard = my_scoreboard::type_id::create("my_scoreboard", this);
19    endfunction
20
21    function void connect_phase(uvm_phase phase);
22        m_agent.analysis_port.connect(m_coverage.analysis_export);
23        p_agent.p_analysis_port.connect(m_scoreboard.axp_in);
24        m_agent.analysis_port.connect(m_scoreboard.axp_out);
25    endfunction
26
27 endclass: my_env
```

Listing 25: Environment

3.11.4. Test

```
1 class my_test          extends uvm_test;
2
3     'uvm_component_utils(my_test)
4
5     my_env m_env;
6     my_sequence seq;
7
8     function new(string name, uvm_component parent);
9         super.new(name, parent);
10    endfunction
11
12    function void build_phase(uvm_phase phase);
13        m_env = my_env::type_id::create("m_env", this);
14    endfunction
15
16    virtual function void end_of_elaboration_phase (uvm_phase phase);
17        uvm_top.print_topology ();
18    endfunction
19
20    task run_phase(uvm_phase phase);
21        //Initialize the system from the driver
22        phase.raise_objection(this,"Start of initialization");
23        'uvm_info("TEST","Start of initialization",UVM_LOW)
24        #310;
25        phase.drop_objection(this,"End of initialization");
26        'uvm_info("TEST","End of initialization",UVM_LOW)
27
28        //Start the sequence
29        seq = my_sequence::type_id::create("seq");
30        // seq.set_item_context(this,m_env.m_agent.m_seqr); //for
randomization stability
31        if(!seq.randomize())
32            'uvm_error("", "Sequence Randomization failed")
33        seq.starting_phase = phase;
34        seq.start( m_env.m_agent.m_seqr);
35    endtask
36
37 endclass: my_test
```

Listing 26: Test

3.12. Final Results

- We managed to achieve 96.8% coverage.
- The scoreboard predicted, compared, and passed all 240,360 transactions.

UVM summary report:

```
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO :961452
# UVM_WARNING :    0
# UVM_ERROR   :    0
# UVM_FATAL   :    0
# ** Report counts by id
# [Driver] 240360
# [INPUT MON] 240360
# [OUTPUT MON] 240360
# [PASS] 240360
# [Questa UVM]    2
# [RNTST]    1
# [TEST]    2
# [TEST_DONE]    2
# [UVMTOP]    1
# [my_comparator]    1
# [my_coverage]    3
# ** Note: $finish    : C:/questasim64_2021.1/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#   Time: 192408310 ns  Iteration: 64  Instance: /top
```

Figure 3.10: UVM Report

4. Conclusion

4.1. Comparison between the two methods

- Assertion-based verification consumed so much time compared to the UVM Scoreboard.
- However, assertions enable deep analysis of signals relations with time.
- A 100% passing assertion does not mean the design is functionally verified, as it depends on the written assertion, does it cover all the possible scenarios?
- When covering large data like the SRAMs addresses, it is good to stimulate small data range first and keep the full coverage last step to save runtime.
- Constrained randomization is easy to move from module based environment to UVM, as it is itself is a class.
- UVM seems to be easier to use and more powerful, as you can benefit from ready to use classes without editing the code, except for small functions/tasks, as we did with the Sunburst Design scoreboard.
- Reusability was clear in UVM verification instead of Module-based verification.
- Good knowledge of special classes properties is needed to write a properly working UVM environment, without the need to waste time in debugging, like: sequence/drive handshake, TLM, config database, sequence initialization options.
- After using both methods, I prefer to start my next verification project using UVM, and try not to depend on assertions in the test plan, however for assertions it is still available to run them binded to the interface or DUT.

4.2. Future enhancements

- Randomize the enabling signals like reset and slave select.
- Add more testing scenarios, like sending data to MOSI and txMemData at same time.
- Make the UVM environment parameterized, specially for the transaction length, in the sequence and transaction classes.
- Use two sequences instead of one, one for testing the SRAMs and the other for the regbank. This will save runtime and memory.
- Link actual SRAMs and register to the DUT and sample/send data from their side.
- If needed, test a wider range of the clocks frequencies, instead of fixed values.
- Merge the output and input monitor to one Agent.
- Stimulate out of range data like the reg commands: out of their range 8X and FX.

References

- [1] J. Aynsley, “Easier uvm code generator example,” in <https://edaplayground.com/x/5kS8>. Doulos.
- [2] C. E. Cummings, “Ovm/uvm scoreboards - fundamental architectures.” Sunburst Design Inc., 2013.
- [3] C. Spear and G. Tumbush, “Systemverilog for verification.” Springer, 2012.
- [4] D. Mills, “If chained implications in properties weren’t so hard, they’d be easy.” Microchip Technology Inc., 2009.
- [5] “Easier uvm video tutorial,” in <https://www.doulos.com/knowhow/systemverilog/uvm/easier-uvm/>. Doulos.