








Functional Verification of SPI Slave IP

using SVA and UVM



This is the submission of the Final project of the subject:

CND-212 (Digital Testing and Verification),

of the "Advanced Digital IC Design and Verification" training program,

organized by the Center of Nanoelectronics and Devices (CND),

at the American University in Cairo (AUC),

in collaboration with the Ministry of Communications and Information

Technology in Egypt (MCIT).

Submitted to:
Dr. Omar El-Dash
Eng. Amr Abd-ElAzim

Submitted By:

Name	ID
Atef Amin Itani	V23010377
Mostafa Ahmed Gaber	V23010491
Omar Wael Ahmed	V23009980
Ahmed Hossam Eldin	V23010393
Ahmed Kamal	V23010450
Manar Kamel Hussein	V23010646

Acknowledgments

We want to thank

- Dr. Omar ElDash, Eng. Amr Abd-ElAzim, thank you for your efforts and guidance during the lectures and labs.
 - Mr. Roushdy, Mr. Ehab, and Mr. Ramy thank you for your overwhelming hospitality and help at the labs.

TABLE OF CONTENTS

\mathbf{T}	ITLE	E PAGE	i
\mathbf{T}_{A}	ABLI	E OF CONTENTS	\mathbf{v}
LI	ST (OF FIGURES	vi
Ll	ST (OF TABLES	1
1	$\mathbf{D}\mathbf{U}$	${f T}$	2
	1.1	About the Project	2
	1.2	RTL Choice	2
	1.3	SPI Architecture	2
	1.4	Finite State Machine	4
	1.5	SPI Protocol	5
	1.6	The Tool	5
2	SVA	\mathbf{A}	6
	2.1	Test Plan	6
	2.2	Top module	8
	2.3	Test Bench design	9
		2.3.1 Randomization	9
		2.3.2 Data Stimulus	
	2.4	Interface	13
	2.5	Coverage	15
		2.5.1 Coverage result	16
	2.6	Assertions	18
		2.6.1 rc Buffer Assertions	19
		2.6.2 tx Buffer Assertions	20
		2.6.3 reg bank Assertions	21
		2.6.4 System Assertions	23
		2.6.5 Assertions Results	23
3	$\mathbf{U}\mathbf{V}$	\mathbf{M}	24
	3.1	Top view	24
	3.2	Top Module	26
	3.3	Interface	27
	3.4	Transaction	29
	3.5	Sequence	31

	3.6	Driver	32
	3.7	Output Monitor	35
	3.8	Input Monitor	36
	3.9	Coverage	38
	3.10	Scoreboard	40
		3.10.1 Comparator	40
		3.10.2 Predictor	42
		3.10.3 Predictor function	42
		3.10.4 Scoreboard	44
	3.11	Other Classes	46
		3.11.1 Agent	46
		3.11.2 Passive Agent	47
		3.11.3 Environment	48
		3.11.4 Test	49
	3.12	Final Results	50
4	Con	clusion	51
	4.1	Comparison between the two methods	51
	4.2	Future enhancements	52
R	нана	RENCES	53

List of Figures

1.1	Architecture	3
1.2	FSM	4
2.1	SVA top view	7
2.2	Cover Groups	17
2.3	Cover Points	17
2.4	rc Buffer Assertions - waveform	20
2.5	tx Buffer Assertions - waveform	21
2.6	reg bank Assertions - waveform	22
2.7	Assertions results	23
3.1	UVM top view	24
3.2	Driver sample	34
3.3	Driver sample	34
3.4	Monitor sample	37
3.5	Coverage result	39
3.6	Sunburst Scoreboard Architecture	40
3.7	Scoreboard result	45
3.8	Scoreboard result	45
3.9	Driver-Monitor-Scoreboard sample	45
3.10	UVM Report	50

List of Tables

1.1	DUT Signals	3
1.2	FSM	4
2.1	Test Plan	7

1. DUT

1.1. About the Project

In this project, it is intended to test an SPI slave IP using systemVerilog incorporating features such as interfaces, classes, constrained-random stimulus generation, and coverage-driven verification methodologies. This involved using an actual IP or an abstract model as the test assumed a black box approach. It is required to show different test scenarios for the Slave IP to verify the functionality of the design, and to show the modularity and the reusability of the test environment. Simulation Results and coverage metrics need to be reported. We chose to verify the IP using UVM also and compare between the two methods: Assertion based and UVM.

1.2. RTL Choice

We had to choose one of three different SPI slave IPs, after assessing the RTLs, we chose the IP of: "mjlyons" vSPI [https://github.com/mjlyons/vSPI], as it was hardware proved on FPGA, the code was clean, it had three different built testbenches for three different scenarios.

1.3. SPI Architecture

A good knowledge of the RTL is essential for functional verification, so we concluded this block diagram to represent the architecture of the SPI slave IP as shown below.

The RTL represents the slave block only, hence the memories, regbank and master should be provided by the user.

The reader could refer to the ReadMe in the author's repo to understand the protocol, however we added an FSM state diagram and breif protocol description.




Figure 1.1: Architecture

List of DUT inputs/outputs:

#	Category	DUT Signal	Direction	
1		Reset	Input	
2	System	SysClk	Input	
3		debug_out	Output	
4		SPI_CLK	Input	
5	CDIii1	SPI_MISO	Output	
6	SPI main signal	SPI_MOSI	Input	
7		SPI_SS	Input	
8	TX Buffer	txMemAddr	Output	
9	TA Dullet	txMemData	Input	
10		rcMemAddr	Output	
11	RC Buffer	rcMemData	Output	
12		rcMemWE	Output	
13		regAddr	Output	
14	Cmd Bank of	regReadData	Input	
15	Registers	regWriteEn	Output	
16		regWriteData	Output	

Table 1.1: DUT Signals

1.4. Finite State Machine

Further understanding of the FSM is essential for assertions and scoreboard design. It is detailed in the table below and the state diagram.

State	Description	Trigger	Address	
Get CMD	Read first byte on MOSI	at Reset or	N/A	
Get CMD	and save it to cmd	packet start	N/A	
	pass every 8 bits from MOSI	cmd =	reset to zero at Get_CMD state	
Reading	to rcMemData	read_start or	and incremented at Reading state	
	to remembata	read_more	and incremented at Reading state	
	pass each byte on txMem-	cmd =	reset to zero at Get_CMD state	
Writing	Data to MISO, bit by bit	write_start	and incremented at Writing state	
	Data to MISO, bit by bit	or write_more	and incremented at writing state	
	pass 32 bits from MOSI to			
Build word	regWriteData then return	cmd[7:6] = 2'b11	last 4 bits in cmd	
	to Get_CMD state			
	pass the 4 bytes in regRead-			
Send word	Data to MISO, bit by bit,	cmd[7:6] = 2'b10	lost 4 bits in and	
Sena word	then return to Get_CMD	$\begin{bmatrix} \operatorname{cmu}[1.0] - 2.010 \end{bmatrix}$	last 4 bits in cmd	
	state			

Table 1.2: FSM




Figure 1.2: FSM

1.5. SPI Protocol

After inspecting the block and state diagrams we add the following notes:

- Master, regbank, rc & tx SRAMs are not provided with the RTL, they should be provided from the user.
- Communication is simplex as the addresses change per one state only, meaning at reading state MISO has garbage data and at writing MOSI has garbage data.
- MOSI/MISO will keep reading/writing forever unless system is reset or slave select drops.
- User should note that the regbank will read/write one word then go to initial state (get_cmd), hence the first received byte on MOSI, after each word, should be of known value as it represents the command.
- Interrupt state is found in RTL but is not implemented.
- The system is single slave.
- Sysclk should always be faster than SPLCLK.
- The clock phase is with the rising edge and clock polarity is zero.

1.6. The Tool

We used Questa Sim 2021.1 for compilation and simulation.

The version of UVM package: uvm-1.1b You can download it from here: https://www.accellera.org/downloads/standards/uvm

2. SVA

The first test we will build is assertion based, using system verilog features like: assert property, sequences, constrained randomization and coverage. First, we will design the test plan that will guide us in writing the assertions and coverage parts. Also, we will need to build an interface and test bench including constrained randomization for the stimulus data. Lastly, we will connect all these with the dut on the top module.

2.1. Test Plan

After looking at the signals, we categorized them into 4 main categories: rc Mem, tx Mem, register bank, System signals. Hence we will build three test scenarios covering all the signals. The test items will be of different types, like: immediate assertions, concurrent assertions, coverpoints and covergroups, as shown in the table below:

#	Type of test	Name in code	Name in code Test Item Description		Associated Signals
			rc_Buffe	r	
	Immediate		tb currByte to rcMem	checks if each byte in the test bench is	rcMemData,
1	Assertion	rcMem_Data	Data check	passed correctly to rcMemData every	SPLSS,
	Assertion		Data спеск	8 SPLCLKs, when SPLSS = 0	SPLCLK
	Concurrent		rcMemAddr increment	checks if rcMemAddr is incremented	rcMemAddr,
2	Assertion	rcMem_Addr	check	every 8 SPLCLKs when rcMemWE is	rcMemWE,
	Assertion		CHECK	high	SPI_CLK
3	Concurrent	rcMem_WE	rcMem write enable check	checks if rc_Wr_en is high when first	rcMemWE,
	Assertion	TCIVIEIII_VV E	Temeni write enable check	byte in packet = CMD_READ_START	SPLCLK
			tx_Buffe	r	
	Concurrent		txMemData to MISO	checks if each bit in tx_Mem_Data is	txMemData,
4	Assertion	tx_Mem_Data	tx_Mem_Data check passed correctly to M	passed correctly to MISO, when the	SPLSS,
	715501 01011		state is SEND or WRITE		SPI_CLK
	Immediate		txMemAddr increment	checks if address is incremented every	txMemAddr,
5	Assertion	txMem_Addr	check	8 SPI_CLKs when the state is SEND	SPLSS,
	71550101011		CHCCK	or WRITE	SPLCLK
					regReadData,
6	Concurrent	reg_Read_Data	regReadData check	at Send state, checks if regReadData is	SPLSS,
	Assertion	sertion reg_nead_Data	regneadData check	passed to 4 bytes of MISO	SPLCLK,
					SPI_MISO
	Concurrent			at regWriteEn, checks if regWriteData	regWriteData
7	Assertion	reg_Write_Data	regWriteData check	= last 4 bytes from MOSI	SPLSS,
	110001 01011			1 5,000 110111 111001	SPI_CLK

			Register b	ank				
8	Concurrent Assertion	reg_Write_En	regWriteEn check	at Build state, checks if regWriteEn = 1 after four consecutive bytes	regWriteEn, SPLCLK, rcMemData			
9	Immediate Assertion	reg_Addr	regAddr check	checks if address in regWriteData is passed correctly to regAddr when SPLSS drops	regAddr, rcMemData			
			System					
10	Concurrent Assertion	reset_addr rcM						
11	Concurrent Assertion	debug	debug_out check	checks if byte to MOSI is passed correctly to debug_out every 8 SPI_CLKs	debug_out, SPI_CLK, SPI_SS			
			Coverage	es				
12	cover point	$cover_rc_$ addresses	rc_Bufer addresses	values:0:4095	rcMemAddr			
13	cover point	$cover_tx_a$ addresses	tx_Bufer addresses	values:0:4095	txMemAddr			
14	cover group	cg_reg_addr	register addresses	values:0:15	regAddr			
15	cover property	bit7_is_one, bit7_is_zero	7th Bit in Command	values: 0,1	SPI_SS, SPI_MOSI			
16	cover property	bit6_is_one, bit6_is_zero	6th bit in Command	values: 0,1	SPI_SS, SPI_MOSI			
17	cover group	$\operatorname{cg_cmd}$	Cover all commands	values: 1,2,3,4,5	SPLSS, SPLCLK			

Table 2.1: Test Plan




Figure 2.1: SVA top view

2.2. Top module

```
1 module top();
3 //Main clock
4 bit SysClk;
5 always begin
      #20 SysClk = ~SysClk;
    end
   Intf intf(SysClk);
   spiifc uut (
      .Reset
                  (intf.Reset),
12
      .SysClk
                  (SysClk),
      .SPI_CLK
                  (intf.SPI_CLK),
14
      .SPI_MISO
                  (intf.SPI_MISO),
      .SPI_MOSI
                  (intf.SPI_MOSI),
16
                  (intf.SPI_SS),
      .SPI_SS
17
      .txMemAddr
                    (intf.txMemAddr),
                    (intf.txMemData),
      .tx{\tt MemData}
19
      .rcMemAddr
                    (intf.rcMemAddr),
20
      .rcMemData
                     (intf.rcMemData),
21
      .rcMemWE
                  (intf.rcMemWE),
      .regAddr
                  (intf.regAddr),
23
      .regReadData (intf.regReadData),
24
      .regWriteEn (intf.regWriteEn),
      .regWriteData(intf.regWriteData),
26
      .debug_out
                     (intf.debug_out)
27
      );
   tb tb1(intf.TB);
30
31
   bind uut assertions SVA_inst (Reset,
     SysClk,
33
     SPI_CLK,
34
     SPI_MOSI,
     SPI_SS,
     rcMemWE);
37
38
    initial begin
      $dumpfile("dump.vcd");
40
      $dumpvars;
41
    end
42
44 endmodule : top
```

Listing 1: Top module

2.3. Test Bench design

We will test four scenarios:

- Byte sent from MOSI to rcMemData with rcMemAddr incrementing.
- Byte sent from txMemData to MISO with txMemAddr incrementing.
- Word (4 bytes) sent from MOSI to regWriteData with regAddr changing.
- Word (4 bytes) sent from regReadData to MISO with regAddr changing.

We built on the test benches of the author found here: https://github.com/mjlyons/vSPI/tree/master/test/spi_base

Data will be randomized with constraints to fulfill the commands needed with the testing scenarios, as shown in the code below:

2.3.1. Randomization

```
1 //Data Randomization
    class ByteRandomizer;
   rand bit [7:0] data_in[bytes_count] ;
   rand bit [7:0] cmnd[pkts_count];
   rand bit [7:0] reg_cmnd[40];
   rand bit [31:0] regReadData[32];
    constraint read_first {foreach (cmnd[i])
               (i<10) \rightarrow cmnd[i] == 8'h01; // let first ten packets read
    data only.
    constraint cmnd_value{foreach (cmnd[i])
       cmnd[i] dist{8'h01:=10, //CMD_READ_START 40
12
              8'h02:=10, //CMD_READ_MORE 10
              8'h03:=10, //CMD_WRITE_START 20
              8'h04:=10 //CMD_WRITE_MORE 20
              }; }
17
    constraint reg_cmnds {foreach (reg_cmnd[i])
               19
                        [8'h80:8'h8F]:=16};}//CMD_SEND_WORD
20
21
    endclass
22
```

Listing 2: Randomization

2.3.2. Data Stimulus

```
1 module tb #(parameter
          AddrBits = 12,
           RegAddrBits = 4
        )(Intf.TB tb_if);
    parameter bytes_count = 2000;//200k for full cov
    parameter pkts_count = 50; //50 for full cov
    reg [7:0] currRcByte;
    reg [7:0] pastRcByte;
    reg [7:0] currCmnd;
10
    reg [7:0] pastCmnd;
    reg [7:0] currTxByte;
    int index;
13
14
    int pkt_length;
    // Data Randomization goes here
16
17
    ByteRandomizer byteRandomizer;
18
19
    //task to send currRcByte bit by bit
20
    task recvByte;
21
      input
               [7:0] rcByte;
      integer
                      rcBitIndex;
23
      begin
24
      //$display("%g - spiifc receiving byte '0x%h'", $time, rcByte);
         for (rcBitIndex = 0; rcBitIndex < 8; rcBitIndex = rcBitIndex + 1)</pre>
26
     begin
           tb_if.cb.SPI_MOSI <= rcByte[7 - rcBitIndex];</pre>
27
           #100;
         end
29
      end
30
    endtask
32
    //Data Stimulus
33
    initial begin
34
    // Initialize Inputs
    tb_if.cb.Reset <= 0;</pre>
36
37
    tb_if.cb.SPI_MOSI <= 0;</pre>
    tb_if.cb.SPI_SS <= 1;</pre>
39
    tb_if.cb.txMemData <= 0;</pre>
40
    // Wait for global reset to finish
    #100;
43
    tb_if.cb.Reset <= 1;</pre>
```

```
#100;
    tb_if.cb.Reset <= 0;</pre>
46
    #100:
47
    // Initialize the randomizer
49
           byteRandomizer = new();
50
    void '(byteRandomizer.randomize());
51
    pkt_length = bytes_count / pkts_count;
53
54
    //Testing rc & tx Buffers
55
    for (int i=0; i<pkts_count ; i++) begin</pre>
56
57
      //Start of Packet
58
      tb_if.cb.SPI_SS <= 0;</pre>
60
      //Sending the Command
61
      $display("%g - start of packet - command[%0d] = 0x%h",$time,i,
      byteRandomizer.cmnd[i]);
      pastCmnd = currCmnd;
63
      currCmnd = byteRandomizer.cmnd[i];
64
      recvByte(currCmnd);
66
      //Sending the Data
67
      for (int j=0; j<pkt_length; j++) begin</pre>
      index = (i*pkt_length)+j;
69
      $display("%g - randomized data_in[%0d] = 0x%h",$time,index,
70
     byteRandomizer.data_in[index]);
      pastRcByte = currRcByte;
71
      currRcByte = byteRandomizer.data_in[index];
72
      if(currCmnd == 8'h03 || currCmnd == 8'h04) begin
73
        recvByte(currRcByte);
        tb_if.cb.txMemData <= currRcByte; end</pre>
75
      else recvByte(currRcByte);
76
      end
      //End of Packet
79
      tb_if.cb.SPI_SS <= 1;</pre>
80
      #1000;
    end
83
84
    //Testing regbank
    for (int i=0; i<32; i++) begin</pre>
86
87
      //Start of Packet
      tb_if.cb.SPI_SS <= 0;</pre>
89
90
```

```
//Sending the Command
       display("%g - start of packet - command[%0d] = 0x%h", time,i,
92
      byteRandomizer.reg_cmnd[i]);
       pastCmnd = currCmnd;
       currCmnd = byteRandomizer.reg_cmnd[i];
94
       recvByte(currCmnd);
95
       //Sending the Data
       for (int j=0; j<43; j++) begin
98
       index = (i*4)+j;
99
       $display("%g - randomized reg_data_in[%0d] = 0x%h",$time,index,
100
      byteRandomizer.data_in[index]);
       pastRcByte = currRcByte;
       currRcByte = byteRandomizer.data_in[index];
102
       recvByte(currRcByte);
       if(currCmnd[7:6] == 2'b10) tb_if.cb.regReadData <= byteRandomizer.</pre>
104
      regReadData[i];
       end
105
       //End of Packet
107
       tb_if.cb.SPI_SS <= 1;</pre>
108
       #1000;
110
111
    end
    $finish;
112
    end
114 endmodule
```

Listing 3: Test Bench

2.4. Interface

The interface will link the signals between the test bench and the DUT, define the directivity of the signals, include the cover groups and points, and include the SPLCLK stimulus, as shown in the code below:

```
1 interface Intf #(parameter
          AddrBits = 12,
          RegAddrBits = 4
    )(input bit SysClk);
4
      // Inputs
      bit Reset;
      bit SPI_CLK;
      bit SPI_MOSI;
      bit SPI_SS;
      logic [7:0] txMemData;
11
      logic [31:0] regReadData;
12
      logic [7:0] cmd_recvd; //saves firstbyte of the packet (command)
14
      // Outputs
      logic SPI_MISO;
      logic [AddrBits-1:0] txMemAddr;
17
      logic [AddrBits-1:0] rcMemAddr;
      logic [7:0] rcMemData;
19
      logic rcMemWE;
      logic [7:0] debug_out;
21
      logic [RegAddrBits-1:0] regAddr;
22
      logic regWriteEn;
23
      logic [31:0] regWriteData;
25
      reg SPI_CLK_en;
26
      initial begin
28
          #310
29
          SPI_CLK_en = 1;
      end
31
32
      initial begin
33
    SPI_CLK = 0;
    SPI_CLK_en = 0;
35
      end
36
      always begin
          #10 if (SPI_CLK_en) #40 SPI_CLK = ~SPI_CLK;
39
      end
40
```

```
clocking cb @(posedge SysClk);
43
          output Reset;
    output SPI_CLK;
44
    output SPI_MOSI;
45
    output SPI_SS;
46
    output txMemData;
47
    output regReadData;
48
49
    input SPI_MISO;
50
    input txMemAddr;
51
    input rcMemAddr;
    input rcMemData;
53
    input rcMemWE;
54
    input debug_out;
55
    input regAddr;
56
    input regWriteEn;
57
    input regWriteData;
58
      endclocking
60
61
      modport TB(clocking cb);
62
```

Listing 4: Interface

2.5. Coverage

```
2 //====== Coverage =========
5 //covering Buffers addresses
  covergroup cg_buff_addr @(posedge SysClk);
   option.per_instance = 1;
   type_option.strobe = 1;
   cover_rc_addresses: coverpoint uut.rcMemAddr
   { option.auto_bin_max = 4096; }
   cover_tx_addresses: coverpoint uut.txMemAddr
   { option.auto_bin_max = 4096; }
13 endgroup
14
    cg_buff_addr cvg_buf_addr = new();
17 //covering register addresses
  covergroup cg_reg_addr @(posedge SysClk);
   option.per_instance = 1;
   type_option.strobe = 1;
20
   cover_reg_addresses: coverpoint uut.regAddr
   { option.auto_bin_max = 16; }
23 endgroup
24
    cg_reg_addr cvg_reg_addr = new();
27 //covering CMD_REG_BIT
28 bit7_is_zero : cover property ( @(posedge SysClk)
   $fell(SPI_SS) |=> first_match($rose(SPI_CLK)) |-> (uut.SPI_MOSI === 1'b0)
    );
30 bit7_is_one : cover property ( @(posedge SysClk)
   $fell(SPI_SS) |=> first_match($rose(SPI_CLK)) |-> (uut.SPI_MOSI === 1'b1)
    );
33 //covering CMD_REG_WE_BIT
34 bit6_is_zero : cover property ( @(posedge SysClk)
   $fell(SPI_SS) |=> first_match($rose(SPI_CLK) [=2]) |-> (uut.SPI_MOSI ===
     1'b0));
36 bit6_is_one : cover property ( @(posedge SysClk)
   $fell(SPI_SS) |=> first_match($rose(SPI_CLK) [=2]) |-> (uut.SPI_MOSI ===
     1'b1));
39 //covering all commands
40 sequence cmd_received;
41 @(posedge SysClk)
```

```
$fell(SPI_SS) ##1 (first_match ($rose(SPI_CLK) [=8]));
 endsequence: cmd_received
43
44
 covergroup cg_cmd @(posedge SysClk);
   option.per_instance = 1;
46
   type_option.strobe = 1;
47
   cover_commands: coverpoint cmd_recvd
   { bins CMD_READ_START = {8'd1};
49
   bins CMD_READ_MORE
                      = \{8'd2\};
50
   bins CMD_WRITE_START = {8'd3};
51
   bins CMD_WRITE_MORE = {8'd4};
52
   bins CMD_BUILD_WORD = {[8'hC0:8'hCF]};
   bins CMD_SEND_WORD
                     = {[8'h80:8'h8F]};
54
55 }
  endgroup
56
57
  cg_cmd cvg_cmd = new();
 always @ (cmd_received, posedge SPI_SS) begin
60
   if(SPI_SS) cmd_recvd <= 0;</pre>
   else begin
62
   cmd_recvd <= uut.rcMemData ;</pre>
63
   cvg_cmd.sample();
64
   end
65
66 end
 71
72 endinterface
```

Listing 5: Coverage

2.5.1. Coverage result

As shown previously in the test bench, we stimulated 200k bytes divided on 50 packets in order to reach high coverage values as shown in the figure below, this large data is mainly to cover the SRAMs addresses, 4096 value per SRAM. And for the register bank we stimulated 40 words.




Figure 2.2: Cover Groups




Figure 2.3: Cover Points

2.6. Assertions

First we will set multiple sequences and variables for later use in different assertions:

```
1 module assertions(
    input Reset,
    input SysClk,
3
   input SPI_CLK,
   input SPI_MOSI,
   input SPI_SS,
    input rcMemWE
    );
10 parameter AddrBits = 12;
parameter RegAddrBits = 4;
13 'define CMD_READ_START
                              8'd1
14 'define CMD_READ_MORE
                              8'd2
15 'define CMD_WRITE_START
                              8'd3
16 'define CMD_WRITE_MORE
                              8'd4
17 'define CMD_SEND
                              8'h83
18
20 reg state_writing;
21 reg state_send;
22 reg state_build;
23 reg [AddrBits-1:0] pastTxMemAddr;
24 reg [31:0] currRcWord;
25 reg [RegAddrBits-1:0] reg_addr;
26 reg validByte;
_{28} //reg for state build, will be used in assertions
29 always @(SysClk) begin
      if(intf.cmd_recvd[7] && !SPI_SS) begin// & uut.rcMemData[7] & uut.
     rcMemData[6]) begin
      state_build <= (intf.cmd_recvd[6] ? 1 : 0);</pre>
31
      state_send <= (~intf.cmd_recvd[6] ? 1 : 0);</pre>
      end else begin
33
      state_build <= 0;
34
      state_send <= 0;</pre>
      end
37 end
38
39 //setting sequences for multiple usage
40 sequence valid_Byte;
41 @(posedge SysClk)
      !SPI_SS throughout (first_match ($rose(SPI_CLK) [=8]));
```

Listing 6: Assertions

2.6.1. rc Buffer Assertions

```
_2 //====== rc Buffer Assertions =======
_4 //-1 ---- tb byte to rcMem check ----
5 always @ (valid_Byte) begin
    rcMem_Data: assert (uut.rcMemData == tb1.currRcByte || uut.rcMemData
    == tb1.currCmnd) else $error("passing currByte to rcMem");
    #800;
   end
9 //----
11 //-2 ---- rcMemAddr inc check ----
12 property rcMemAddr_incr;
0 @ (posedge SysClk) disable iff (Reset)
  rcMemWE |=> (uut.rcMemAddr == ($past(uut.rcMemAddr) + 1));
15 endproperty: rcMemAddr_incr
17 rcMem_Addr: assert property (rcMemAddr_incr) else $error("incrementing
    rcMemAddr");
18 //-----
20 //-3 ------ rcMemWE check -----
21 property rcMemWE_check;
22 @(posedge SysClk)
rcMemWE |=> valid_Byte |=> (intf.cmd_recvd === 'CMD_READ_START) || (intf.
    cmd_recvd === 'CMD_READ_MORE) || (intf.cmd_recvd === 'CMD_SEND);
24 endproperty: rcMemWE_check
26 rcMem_WE: assert property (rcMemWE_check) else $error("in enabling rcMemWE
27 //-----
```

Listing 7: rc Buffer Assertions

Random screenshot from the waveform of 5 bytes with assertions labeled:




Figure 2.4: rc Buffer Assertions - waveform

2.6.2. tx Buffer Assertions

```
2 //====== tx Buffer Assertions ======
5 //preparing data for following assertions
6 always @(posedge SPI_CLK, valid_Byte) begin
   pastTxMemAddr <= $past(uut.txMemAddr);</pre>
8 end
10 always @(SysClk) begin
   state_writing <= (intf.cmd_recvd == 'CMD_WRITE_START) || (intf.cmd_recvd
     == 'CMD_WRITE_MORE);
12 end
13
14 //-1 ------ txMem_Data -----
15 reg [2:0]i = 3'd7;
16 always @(valid_Byte) begin
   if(intf.cmd_recvd == 8'h03 || intf.cmd_recvd == 8'h04) begin
     for(int j=0; j<8; j++) begin
     i <= i-1;
19
     #100;
20
     end
   end else i <= 7;</pre>
   end
23
25 property txMem_Data; @(posedge SysClk)
   $rose(SPI_CLK) and (!SPI_SS) and (state_writing == 1'b1) |-> (uut.SPI_MISO
      === uut.txMemData[i]);
27 endproperty: txMem_Data
29 tx_Mem_Data: assert property (txMem_Data);
30 //----
32 //-2 ------ txMem_Addr -----
33 property txMemAddr; @(posedge SysClk)
```

Listing 8: tx Buffer Assertions

Random screenshot from the waveform of 5 bytes with assertions labeled:




Figure 2.5: tx Buffer Assertions - waveform

2.6.3. reg bank Assertions

```
2 //====== register Assertions =======
3 //==============
4 //-1 ------ regRead_Data -----
5 reg [4:0] index = 5'd31;
6 always @(posedge SPI_CLK) begin
   if(state_send & (!SPI_SS) ) index <= index-1;</pre>
   else index <= 5'd32;</pre>
9 end
property regRead_Data; @(posedge SysClk)
   state_send and $rose(SPI_CLK) |-> uut.SPI_MISO === uut.regReadData[index
     ];
13 endproperty: regRead_Data
15 reg_Read_Data: assert property (regRead_Data);
18 //-2 ----- regWrite_Data -----
19 always @(building_word) begin
   for(int i=0; i<4; i++) begin</pre>
   #800;
21
  case(i)
     0: currRcWord[31:24] <= intf.rcMemData;</pre>
23
    1: currRcWord[23:16] <= intf.rcMemData;
```

```
2: currRcWord[15:8] <= intf.rcMemData;</pre>
     3: currRcWord[7:0] <= intf.rcMemData;</pre>
26
   endcase
27
   end
29 end
30
31 property regWrite_Data; @(posedge SysClk)
   $fell(SPI_SS)|=> valid_Byte |=> (intf.cmd_recvd[7:6] == 2'b11) |=>
     valid_Byte [*4] |=> ##3 (uut.regWriteData == currRcWord);
33 endproperty: regWrite_Data
35 reg_Write_Data: assert property (regWrite_Data) else $error("reading
     RegWriteData");
36 //----
38 //-3 ----- regWrite_En -----
39 property regWrite_En;
  @(posedge SysClk)
     $fell(SPI_SS)|=> valid_Byte |=> (intf.cmd_recvd[7:6] == 2'b11) |=>
     valid_Byte [*4] |=> (uut.regWriteEn == 1'b1);
42 endproperty: regWrite_En
44 reg_Write_En: assert property (regWrite_En) else $error("in enabling reg
     regWriteEn");
45 //----
47 //-4 ------ regAddr ------
48 property regAddr;
49 @(posedge SysClk)
    (!uut.state) && uut.rcByteValid && uut.rcByte[7] |=> (uut.regAddr == uut.
     rcByte[3:0]);
51 endproperty: regAddr
53 reg_Addr: assert property (regAddr) else $error("in passing reg addr");
```

Listing 9: reg bank Assertions

Random screenshot from the waveform of 7 words with assertions labeled:




Figure 2.6: reg bank Assertions - waveform

2.6.4. System Assertions

```
2 //====== System Assertions =======
3 //============
4 //-1 ----- Buffs Addr check -----
5 property addr_is_reset;
6 @(posedge SysClk) $rose(Reset) |=> (uut.txMemAddr === 12'h000) and (uut.
    rcMemAddr === 12'h000);
7 endproperty: addr_is_reset
   addr_reset: assert property (addr_is_reset) else $error("Buffers
    Addresses are not reset!");
10 //----
12 // -2 ----- debug_out check -----
13 property debug_check;
0 (posedge SysClk) disable iff (Reset)
   (!SPI_SS) |=> valid_Byte |-> (uut.debug_out === tb1.pastRcByte || uut.
    debug_out === tb1.currCmnd) ;
16 endproperty: debug_check
18 always @ (posedge SPI_CLK) begin
19 debug:
         assert property (debug_check) else $error("reading debug");
20 #800;
21 end
22 //----
```

Listing 10: System Assertions

2.6.5. Assertions Results

It took many hours to reach below result of 100% pass rate as shown below, assertions design required very good knowledge of the DUT signals and flow.

	△ Assertion Type	Language	Enable	Included	Failure Count	Pass Count
top/uut/SVA_inst/addr_reset	Concurrent	SVA	on	1	0	
top/uut/SVA_inst/debug	Concurrent	SVA	on	1	0	200172
top/uut/SVA_inst/rcMem_Addr	Concurrent	SVA	on	1	0	92000
top/uut/SVA_inst/rcMem_Data	Immediate	SVA	on	1	0	20026
top/uut/SVA_inst/rcMem_WE	Concurrent	SVA	on	1	0	9197
top/uut/SVA_inst/reg_Addr	Concurrent	SVA	on	1	0	43
top/uut/SVA_inst/reg_Read_Data	Concurrent	SVA	on	1	0	70
top/uut/SVA_inst/reg_Write_Data	Concurrent	SVA	on	1	0	1
top/uut/SVA_inst/reg_Write_En	Concurrent	SVA	on	1	0	1
top/uut/SVA_inst/tx_Mem_Data	Concurrent	SVA	on	1	0	86400
top/uut/SVA_inst/txMem_Addr	Concurrent	SVA	on	1	0	2

Figure 2.7: Assertions results

3. UVM

3.1. Top view

We designed the UVM environment as shown in the figure 3.1, the design took the following main considerations:

- Two agents were used, an active one to drive the interface and a passive one to monitor the inputs of the interface/outputs of the driver, which will be fed to the predictor.
- Coverages were migrated from past code with little edit to fit in the subscriber class.




Figure 3.1: UVM top view

• Assertions from past code are not used and a scoreboard is used instead.

- The scoreboard has no reference model, it will predict each output from the input monitor and compare it with the actual output (from the output monitor) to give a PASS/FAIL result per transaction.
- Transactions are sampled on the monitor/interface connection every one valid byte (slave select is low, 8 SPI_CLKs passed).
- TLM connection rules were taken into consideration, between the agents and monitors we used analysis ports, between the driver, sequencer and subscriber we used ports and exports.
- Driver/Sequence handshake protocol was considered at the design of the driver.
- The constrained randomization was put in the Transaction class.
- The main uvm environment was built on the doulos example found in [1]
- For the scoreboard we used the ready-to-plug scoreboard of Sunburst Design found in [2]

3.2. Top Module

```
1 'timescale 1ns/1ps
3 'include "uvm_macros.svh"
5 module top;
    import uvm_pkg::*;
    import my_pkg::*;
    //interface instatiation
    Intf intf();
11
    //dut instatiation
    spiifc uut(
14
     .Reset(intf.Reset),
      .SysClk(intf.SysClk),
16
      .SPI_CLK(intf.SPI_CLK),
17
      .SPI_MISO(intf.SPI_MISO),
      .SPI_MOSI(intf.SPI_MOSI),
      .SPI_SS(intf.SPI_SS),
20
      .txMemAddr(intf.txMemAddr),
21
      .txMemData(intf.txMemData),
      .rcMemAddr(intf.rcMemAddr),
23
      .rcMemData(intf.rcMemData),
24
      .rcMemWE(intf.rcMemWE),
      .regAddr(intf.regAddr),
      .regReadData(intf.regReadData),
27
      .regWriteEn(intf.regWriteEn),
      .regWriteData(intf.regWriteData),
      .debug_out(intf.debug_out)
30
    );
31
32
      initial begin
      uvm_config_db #(virtual Intf)::set(null, "*", "Intf", intf);
34
      uvm_top.finish_on_completion = 1;
      run_test("my_test");
      $finish;
37
    end
38
40 endmodule: top
```

Listing 11: Top module

3.3. Interface

```
1 'timescale 1ns / 1ps
3 interface Intf ();//input bit SysClk);
    parameter AddrBits = 12;
    parameter RegAddrBits = 4;
    // Inputs
   bit Reset;
   bit SPI_CLK;
   bit SysClk;
11
   bit SPI_MOSI;
12
    bit SPI_SS;
13
    logic [7:0] txMemData;
14
    logic [7:0] cmnd; //saves firstbyte of the packet (command)
15
    static logic [7:0] cmd_recvd; //calculates current command
    static logic [7:0] cmd_recvd_temp;
17
    logic [7:0] data_in_temp; //saves current byte of the array data_in[
18
    pktlength] from the driver's transaction
    logic get_cmnd; //Flag to indicate the state Get Command
19
        [7:0] MISO_reg;
20
    bit
    int i;
21
    // Outputs
23
    bit SPI_MISO;
    logic [AddrBits-1:0] txMemAddr;
    logic [AddrBits-1:0] rcMemAddr;
26
    logic [7:0] rcMemData;
27
    bit rcMemWE;
28
     logic [7:0] debug_out;
29
    logic [RegAddrBits-1:0] regAddr;
30
    bit regWriteEn;
31
    logic [31:0] regReadData;
    logic [31:0] regWriteData;
33
     reg SPI_CLK_en;
34
35
    //Clocks
36
    always begin
37
      #20 SysClk = ~SysClk;
38
    end
39
40
    always begin
41
      #10
42
      if (SPI_CLK_en) #40 SPI_CLK <= ~SPI_CLK;</pre>
43
    end
44
```

```
initial begin
46
      SPI_CLK <= 0;
47
      SPI_CLK_en = 0;
      #310
49
      SPI_CLK_en = 1;
50
    end
51
52
    // Multiple sequences and variables will be used later in the scoreboard
     predictor.
    sequence receiving_cmnd; @(posedge SysClk)
54
      $fell(SPI_SS) ;
55
    endsequence: receiving_cmnd
56
57
    sequence cmd_received; @(posedge SysClk)
58
      $fell(SPI_SS) ##1 (first_match ($rose(SPI_CLK) [=8]));
59
    endsequence: cmd_received
60
61
    always @ (cmd_received) begin
62
      cmd_recvd <= uut.rcMemData ;</pre>
63
    end
64
    always @ (receiving_cmnd) begin
66
      get_cmnd <= 1;</pre>
67
      #800;
      get_cmnd <= 0;</pre>
69
    end
70
71
    always@(posedge SysClk) begin
      if(cmnd !== 8'h03 && cmnd !== 8'h04 && cmnd[7:6] !== 2'b10) begin
73
          if(get_cmnd) MISO_reg = (SPI_MISO == 1 ? 8'hff : 8'h00);
74
          else MISO_reg = 8'h00;
      end
76
      else if((cmnd == 8'h03 || cmnd == 8'h04 || cmnd[7:6] == 2'b10) &&!
77
     SPI_SS) begin
            for(i=0; i<8; i++) begin</pre>
             @(posedge SPI_CLK);
79
             MISO_reg[7-i] = SPI_MISO;
            end
      end
    end
83
84
85 endinterface
```

Listing 12: Interface

3.4. Transaction

```
class my_transaction extends uvm_sequence_item;
      'uvm_object_utils(my_transaction)
                    pkt_length = 4000;//for full coverage generate 60 pkts of 4
    parameter
     k bytes length
      //Inputs
      bit
                    Reset;
      bit
                      SPI_MOSI;
      bit
                      SPI_SS;
10
      rand bit [7:0] txMemData;
      rand bit [7:0] data_in[pkt_length];
12
      rand bit [7:0] cmnd;
13
      rand bit [7:0] reg_cmnd;
14
      rand bit [31:0]regReadData;
      bit
                [7:0] data_in_temp;
16
17
      //Outputs
      bit
                      SPI_MISO;
19
      bit
                [7:0] rcMemData;
20
      bit
                [7:0] MISO_reg;//saves MISO output for checking
      bit
                [11:0] rcMemAddr;
22
      bit
                [11:0] txMemAddr;
23
      bit
                [3:0] regAddr;
                [7:0] cmd_recvd;
      bit
      bit
                      get_cmnd;
26
      bit
                      SPI_CLK;
27
                [31:0] regWriteData;
      bit
29
      constraint cmnd_value{cmnd
30
             dist{
                8'h01:=30, //CMD_READ_START
                8'h02:=20, //CMD_READ_MORE
33
                8'h03:=30, //CMD_WRITE_START
34
                8'h04:=20}; //CMD_WRITE_MORE
                 }
36
37
    constraint reg_cmnd_value{reg_cmnd
38
             dist{[8'hC0:8'hCF]:=16, //CMD_BUILD_WORD
                [8'h80:8'h8F]:=16}; //CMD_SEND_WORD
40
                 }
41
42
      function new (string name = "");
43
        super.new(name);
44
```

```
endfunction
46
      function string convert2string;//Prints Inputs
47
        return $sformatf("rcMemData=8'h%Oh, rcMemAddr=8'h%Oh, cmnd=8'h%Oh,
     MISO_reg=8'h%0h, txMemAddr=8'h%0h, regWriteData=8'h%0h, regAddr=8'h%0h",
                                                                 , MISO_reg
               rcMemData
                                , rcMemAddr
                                                   , cmnd
49
     , txMemAddr
                        , regWriteData
                                               , regAddr);
      endfunction
50
51
    function string output2string;//Prints Outputs
52
        return $sformatf("rcMemData=8'h%Oh, rcMemAddr=8'h%Oh, cmnd=8'h%Oh,
     MISO_reg=8'h%0h, txMemAddr=8'h%0h, regWriteData=8'h%0h, regAddr=8'h%0h",
                                           , rcMemAddr
                         rcMemData
                                                              , cmd_recvd
54
                     , txMemAddr
                                         , regWriteData
     MISO_reg
                                                              , regAddr);
      endfunction
56
      function void do_copy(uvm_object rhs);
57
        my_transaction tx;
        $cast(tx, rhs);
59
        Reset
                      = tx.Reset
60
        SPI_MOSI
                      = tx.SPI_MOSI;
61
        SPI_SS
                      = tx.SPI_SS;
        txMemData
                      = tx.txMemData;
63
        data_in
                      = tx.data_in;
64
        data_in_temp = tx.data_in_temp;
                      = tx.cmnd;
        cmnd
66
        reg_cmnd
                      = tx.reg_cmnd;
67
        regReadData = tx.regReadData;
        rcMemAddr
                      = tx.rcMemAddr;
69
        txMemAddr
                      = tx.txMemAddr;
70
        cmd_recvd
                      = tx.cmd_recvd;
71
        regAddr
                      = tx.regAddr;
        rcMemData
                      = tx.rcMemData;
73
        get_cmnd
                      = tx.get_cmnd;
74
        MISO_reg
                      = tx.MISO_reg;
75
        SPI_MISO
                      = tx.SPI_MISO;
        SPI_CLK
                      = tx.SPI_CLK;
77
        regWriteData = tx.regWriteData;
      endfunction
79
80
      function bit do_compare(uvm_object rhs, uvm_comparer comparer);//called
81
     in the comparator class in the scoreboard
        my_transaction tx;
        bit status = 1;
83
        $cast(tx, rhs);
84
        status &= (rcMemData == tx.rcMemData);
        status &= (rcMemAddr == tx.rcMemAddr);
86
        status &= (MISO_reg == tx.MISO_reg);
87
```

```
status &= (txMemAddr == tx.txMemAddr);
status &= (regWriteData == tx.regWriteData);
status &= (regAddr == tx.regAddr);
return status;
endfunction

endclass: my_transaction
```

Listing 13: Transaction

3.5. Sequence

```
class my_sequence
                       extends uvm_sequence #(my_transaction);
      'uvm_object_utils(my_sequence)
    my_transaction pkt;
    parameter pkts_count = 60;
      function new (string name = "");
        super.new(name);
      endfunction
      task body;
          if (starting_phase != null)
        starting_phase.raise_objection(this, "Start of sequence");
14
      repeat(pkts_count) begin
      /*1*/ pkt = my_transaction::type_id::create("pkt");
      /*2*/ start_item(pkt);
      /*3*/ if(!pkt.randomize())
          'uvm_error("", $sformatf("Randomization for packet[%0d] failed",
     pkts_count))
      /*4*/ finish_item(pkt);
        end
23
        if (starting_phase != null)
24
          starting_phase.drop_objection(this, "End of sequence");
      endtask: body
27
    endclass: my_sequence
28
```

Listing 14: Sequence

3.6. Driver

```
extends uvm_driver
                                              #(my_transaction);
class my_driver
      'uvm_component_utils(my_driver)
    my_transaction pkt;
      virtual Intf dut_vi;
6
    function new(string name, uvm_component parent);
        super.new(name, parent);
      endfunction
11
      function void build_phase(uvm_phase phase);
        if(! uvm_config_db #(virtual Intf)::get(this, "", "Intf", dut_vi) )
          'uvm_error("", "uvm_config_db::get failed")
14
      endfunction
      task run_phase(uvm_phase phase);
17
        begin
18
      //Initialize Inputs
20
      dut_vi.Reset
                        <= 0;
21
        dut_vi.SPI_MOSI <= 0;</pre>
        dut_vi.SPI_SS
23
        dut_vi.txMemData <= 0;</pre>
24
        //Global Reset
        #100;
27
        dut_vi.Reset <= 1;</pre>
2.8
        #100;
        dut_vi.Reset <= 0;</pre>
30
        #100;
31
      forever
        begin
34
        seq_item_port.get_next_item(pkt);//Unblock start_item(start
35
     randomization, driver is ready to get a trans)
        //Packet start
37
        dut_vi.SPI_SS
                         <= 0;
38
        /*** Testing rc & tx Buffers ***/
40
        //-----
41
        //Sending the Command
42
        'uvm_info("Driver", $sformatf("@%0t *** Start of Packet *** command = 0
     x%h \n", $time, pkt.cmnd), UVM_LOW);
```

```
dut_vi.cmnd = pkt.cmnd;
        recvByte(pkt.cmnd);
45
46
        //Sending the Data
        for (int j=0; j<pkt.pkt_length; j++) begin</pre>
          'uvm_info("Driver", $sformatf("@%Ot - randomized data_in[%Od] = 0x%h
49
     \n",$time,j,pkt.data_in[j]),UVM_LOW);
          dut_vi.data_in_temp = pkt.data_in[j];
50
          if(pkt.cmnd == 8'h03 || pkt.cmnd == 8'h04) dut_vi.txMemData = pkt.
     data_in[j];
          recvByte(pkt.data_in[j]);
        end
54
        dut_vi.SPI_SS
                          <= 1;
        #1000;
56
        dut_vi.SPI_SS
                          <= 0;
57
58
        /*** Testing register bank ***/
        //-----
        //Sending the Command
61
        'uvm_info("Driver", $sformatf("@%0t *** Start of Packet *** command = 0
     x%h \n", $time, pkt.reg_cmnd), UVM_LOW);
        dut_vi.cmnd = pkt.reg_cmnd;
63
        recvByte(pkt.reg_cmnd);
64
        //Sending the Data
66
        for (int j=0; j<4; j++) begin
67
          'uvm_info("Driver", $sformatf("@%Ot - randomized data_in[%Od] = 0x%h
     \n",$time,j,pkt.data_in[j]),UVM_LOW);
          dut_vi.data_in_temp = pkt.data_in[j];
69
          if(pkt.reg_cmnd == 8'h80) dut_vi.regReadData = pkt.regReadData;
70
          recvByte(pkt.data_in[j]);
        end
72
73
        //Packet finish
        dut_vi.SPI_SS
                          <= 1;
        #1000;
77
        seq_item_port.item_done();//Unblock finish_item(go for next seq,
     driver has finished wiggling the intf)
        end
79
80
      end
81
      endtask: run_phase
82
83
      task recvByte; // Send the byte on MOSI bit by bit
      input
               [7:0] rcByte;
85
      integer
                     rcBitIndex;
86
```

```
begin
87
         // 'uvm_info("Driver", $sformatf("%0t - spiifc receiving byte '0x%h'",
88
       $time, rcByte),UVM_LOW)
         for (rcBitIndex = 0; rcBitIndex < 8; rcBitIndex = rcBitIndex + 1)</pre>
     begin
           dut_vi.SPI_MOSI <= rcByte[7 - rcBitIndex];</pre>
90
           #100;
         end
92
      end
93
    endtask: recvByte
94
95
    endclass: my_driver
96
```

Listing 15: Driver

Data_in sample:

```
[Driver] @192404110000 - randomized data_in[0] = 0xf4
```

Figure 3.2: Driver sample

Command sample:

```
[Driver] @192403310000 *** Start of Packet *** command = 0x81
```

Figure 3.3: Driver sample

3.7. Output Monitor

```
1 class output_monitor extends uvm_monitor;
    'uvm_component_utils(output_monitor)
    virtual Intf dut_vi;
    uvm_analysis_port #(my_transaction) analysis_port;
    my_transaction m_trans;
    function new(string name, uvm_component parent);
      super.new(name, parent);
      analysis_port = new("analysis_port",this);
11
      m_trans = new();
    endfunction
14
    function void build_phase(uvm_phase phase);
15
      super.build_phase(phase);
16
17
    if( !uvm_config_db #(virtual Intf)::get(this, "", "Intf", dut_vi) )
18
          'uvm_fatal("OUTPUT MON", "uvm_config_db::get failed")
      endfunction
20
21
    task run_phase(uvm_phase phase);
22
      m_trans = my_transaction::type_id::create("m_trans");
23
24
      forever begin
      @(posedge dut_vi.SysClk && !dut_vi.SPI_SS); //Synchronized with the
     Input Monitor
        repeat (8) @(posedge dut_vi.SPI_CLK && !dut_vi.SPI_SS);//Sample every
     one Valid Byte
        @(posedge dut_vi.SysClk);
                          = dut_vi.SPI_CLK;
        m_trans.SPI_CLK
29
        m_trans.rcMemData = dut_vi.rcMemData;
        m_trans.rcMemAddr = dut_vi.rcMemAddr;
        m_trans.txMemData = dut_vi.txMemData;
        m_trans.txMemAddr = dut_vi.txMemAddr;
33
        m_trans.MISO_reg = dut_vi.MISO_reg;
        m_trans.SPI_MISO = dut_vi.SPI_MISO;
35
        m_trans.cmd_recvd = dut_vi.cmd_recvd;
36
        m_trans.cmnd
                          = dut_vi.cmnd;
        m_trans.get_cmnd = dut_vi.get_cmnd;
        m_trans.regReadData = dut_vi.regReadData;
39
        m_trans.regWriteData = dut_vi.regWriteData;
40
        m_trans.regAddr
                          = dut_vi.regAddr;
        'uvm_info("OUTPUT MON", $sformatf("OUTPUTS: rcMemData=8'h%Oh,
43
```

Listing 16: Output Monitor

3.8. Input Monitor

```
1 class input_monitor extends uvm_monitor;
    'uvm_component_utils(input_monitor)
    virtual Intf dut_vi;
    uvm_analysis_port #(my_transaction) analysis_port;
    my_transaction m_trans;
    function new(string name, uvm_component parent);
9
      super.new(name, parent);
10
      analysis_port = new("analysis_port",this);
11
      m_trans = new();
12
    endfunction
14
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
16
      if( !uvm_config_db #(virtual Intf)::get(this, "", "Intf", dut_vi) )
17
          'uvm_fatal("INPUT MON", "uvm_config_db::get failed")
      endfunction
19
    task run_phase(uvm_phase phase);
21
      m_trans = my_transaction::type_id::create("m_trans");
23
      forever begin
24
      @ (posedge dut_vi.SysClk && !dut_vi.SPI_SS); //Synchronized with Output
     Monitor
        repeat (8) @(posedge dut_vi.SPI_CLK && !dut_vi.SPI_SS);//Sample every
26
     one Valid Byte
        @(posedge dut_vi.SysClk);
        m_trans.SPI_CLK
                              = dut_vi.SPI_CLK;
28
        m_trans.rcMemData
                             = dut_vi.rcMemData;
29
                              = dut_vi.rcMemAddr;
        m_trans.rcMemAddr
        m_trans.data_in_temp = dut_vi.data_in_temp;
31
```

```
m\_trans.txMemData
                              = dut_vi.txMemData;
        m_trans.cmd_recvd
                              = dut_vi.cmd_recvd;
33
        m_trans.cmnd
                              = dut_vi.cmnd;
34
                              = dut_vi.get_cmnd;
        m_trans.get_cmnd
                              = dut_vi.MISO_reg;
        m_trans.MISO_reg
36
        m_trans.SPI_MISO
                              = dut_vi.SPI_MISO;
37
        m_trans.regReadData = dut_vi.regReadData;
        m_trans.regWriteData = dut_vi.regWriteData;
39
        m_trans.regAddr
                              = dut_vi.regAddr;
40
41
        'uvm_info("INPUT MON", $sformatf("INPUTS : data_in=8'h%0h, cmnd=8'h%0h
42
        txMemData=8'h%0h", m_trans.data_in_temp, m_trans.cmnd,
                                                                     m_trans.
     txMemData), UVM_LOW)
        analysis_port.write(m_trans);
43
      end
44
    endtask
45
46
    endclass: input_monitor
47
```

Listing 17: Input Monitor

Sample of transaction read on Input/Output Monitors:

```
[INPUT MON] INPUTS: data_in=8'hf4, cmnd=8'h81, txMemData=8'h59
[OUTPUT MON] OUTPUTS: rcMemData=8'hf4, rcMemAddr=8'h0, MISO_reg=8'h3b, txMemAddr=8'hfa0
```

Figure 3.4: Monitor sample

3.9. Coverage

```
extends uvm_subscriber #(my_transaction);
1 class my_coverage
    'uvm_component_utils(my_coverage)
    my_transaction pkt;
    //Covering Buffers addresses
    covergroup cg_buff;
    option.per_instance = 1;
       cover_rc_addresses: coverpoint pkt.rcMemAddr {option.auto_bin_max =
10
     4096;}
       cover_tx_addresses: coverpoint pkt.txMemAddr {option.auto_bin_max =
     4096;}
    endgroup
12
13
    //Covering all commands
    covergroup cg_cmd;
15
    option.per_instance = 1;
16
    cover_commands: coverpoint pkt.cmd_recvd{
         bins CMD_READ_START
                               = \{8'd1\};
18
         bins CMD_READ_MORE = {8'd2};
19
         bins CMD_WRITE_START = {8'd3};
         bins CMD_WRITE_MORE
                                = \{8'd4\};
21
         bins CMD_BUILD_WORD[] = {[8'hC0:8'hCF]};
22
         bins CMD_SEND_WORD[] = {[8'h80:8'h8F]};}
23
    endgroup
25
    //Covering register addresses
26
    covergroup cg_reg_addr;
27
    option.per_instance = 1;
28
    cover_reg_addresses: coverpoint pkt.regAddr
29
    {option.auto_bin_max = 16;}
30
    endgroup
31
32
      function new(string name, uvm_component parent);
33
        super.new(name, parent);
34
        cg_buff = new();
35
        cg\_cmd = new();
36
        cg_reg_addr = new();
37
      endfunction
39
      function void write(input my_transaction t);
40
        pkt = t;
        cg_buff.sample();
42
        cg_cmd.sample();
43
```

```
cg_reg_addr.sample();
      endfunction
45
46
      function void report_phase(uvm_phase phase);
        'uvm_info(get_type_name(), $sformatf("Coverage of Commands = %3.1f%%",
48
     cg_cmd.get_inst_coverage()),UVM_MEDIUM)
        'uvm_info(get_type_name(),$sformatf("Coverage of Buffer Addresses =
49
     %3.1f%%",cg_buff.get_inst_coverage()),UVM_MEDIUM)
        'uvm_info(get_type_name(), $sformatf("Coverage of Register Addresses =
50
     %3.1f%%",cg_reg_addr.get_inst_coverage()),UVM_MEDIUM)
      endfunction
51
53 endclass: my_coverage
```

Listing 18: Coverage

Coverage result:




Figure 3.5: Coverage result

3.10. Scoreboard

We used the scoreboard provided by Sunburst Design, below is a block diagram from the paper [2], you can review it for in-depth explanation. All blocks are not edited except for the prediction function in the Predictor class.




Figure 3.6: Sunburst Scoreboard Architecture

3.10.1. Comparator

```
class my_comparator extends uvm_component;
    'uvm_component_utils(my_comparator)
    uvm_analysis_export #(my_transaction) axp_in;
    uvm_analysis_export #(my_transaction) axp_out;
    uvm_tlm_analysis_fifo #(my_transaction) expfifo;
    uvm_tlm_analysis_fifo #(my_transaction) outfifo;
    my_transaction exp_tr, out_tr;
    function new (string name, uvm_component parent);
      super.new(name, parent);
13
    endfunction
14
    function void build_phase(uvm_phase phase);
      super.build_phase(phase);
17
      axp_in = new("axp_in", this);
18
      axp_out = new("axp_out", this);
19
      expfifo = new("expfifo", this);
20
      outfifo = new("outfifo", this);
21
22
```

```
endfunction
24
    function void connect_phase(uvm_phase phase);
25
      super.connect_phase(phase);
26
      axp_in.connect (expfifo.analysis_export);
27
      axp_out.connect(outfifo.analysis_export);
28
    endfunction
29
    task run_phase(uvm_phase phase);
31
      my_transaction exp_tr, out_tr;
32
      forever begin
33
         'uvm_info("my_comparator run task", "WAITING for expected output",
34
     UVM_DEBUG)
        expfifo.get(exp_tr);
35
         'uvm_info("my_comparator run task", "WAITING for actual output",
     UVM_DEBUG)
        outfifo.get(out_tr);
37
        if (out_tr.compare(exp_tr)) begin
          PASS();
39
          'uvm_info ("PASS", $sformatf("\n Actual : %s \n Expected: %s \n",
40
     out_tr.output2string(), exp_tr.convert2string()), UVM_LOW)
        end
41
        else begin
42
          ERROR();
43
          'uvm_error("ERROR", $sformatf("\n Actual : %s \n Expected: %s \n",
     out_tr.output2string(), exp_tr.convert2string()))
        end
45
      end
46
    endtask
47
48
    int VECT_CNT, PASS_CNT, ERROR_CNT;
49
    function void report_phase(uvm_phase phase);
51
      super.report_phase(phase);
52
      if (VECT_CNT && !ERROR_CNT)
      'uvm_info(get_type_name(), $sformatf("\n\n\n*** ALL PASSED! - %0d vectors
      ran, %0d vectors passed ***\n", VECT_CNT, PASS_CNT), UVM_LOW)
      else
      'uvm_info(get_type_name(), $sformatf("\n\n\n*** TEST RESULT - %0d vectors
56
      ran, %0d vectors passed, %0d vectors failed ***\n", VECT_CNT, PASS_CNT,
     ERROR_CNT), UVM_LOW)
    endfunction
57
    function void PASS();
59
      VECT_CNT++;
60
      PASS_CNT++;
    endfunction
62
```

63

```
function void ERROR();

VECT_CNT++;

ERROR_CNT++;

endfunction

endclass: my_comparator
```

Listing 19: Comparator

3.10.2. Predictor

```
1 class my_predictor extends uvm_subscriber #(my_transaction);
    'uvm_component_utils(my_predictor)
    uvm_analysis_port #(my_transaction) results_ap;
    function new(string name, uvm_component parent);
      super.new(name, parent);
    endfunction
    function void build_phase(uvm_phase phase);
10
      super.build_phase(phase);
      results_ap = new("results_ap", this);
12
13
    endfunction
    function void write(my_transaction t);
15
     my_transaction exp_tr;
16
      exp_tr = my_calc_exp(t);
17
      results_ap.write(exp_tr);
    endfunction
19
20
    extern function my_transaction my_calc_exp(my_transaction t);
21
22
    endclass: my_predictor
23
```

Listing 20: Predictor

3.10.3. Predictor function

```
function my_transaction my_predictor::my_calc_exp(my_transaction t);

logic [7:0] rcMemData_out;

bit [7:0] MISO_reg_out;

static logic [11:0] next_rcMemAddr_out;

static logic [11:0] next_txMemAddr_out=0;
```

```
logic [11:0] txMemAddr_out;
    logic [11:0] rcMemAddr_out;
8
    static bit
                  [1:0] reg_index=0;
    static logic [31:0]reg_Write_Data;
    static logic [3:0] reg_Addr_out;
11
    my_transaction tr = my_transaction::type_id::create("tr");
    'uvm_info(get_type_name(), t.convert2string(), UVM_HIGH)
14
    txMemAddr_out = next_txMemAddr_out;
16
    rcMemAddr_out = next_rcMemAddr_out;
17
    ///*** Outputs Prediction ***///
18
    //STATE_GET_CMD
19
    if(t.get_cmnd) begin
20
      rcMemData_out = t.cmnd;
21
      tr.rcMemAddr = rcMemAddr_out;
22
      next_rcMemAddr_out = 0;
23
      if(t.cmnd == 8'h03 || t.cmnd[7:6] == 2'b11) next_txMemAddr_out = 0;
24
      MISO_reg_out = (t.SPI_MISO == 1 ? 8'hff : 8'h00);
25
26
    //STATE_READING
27
    end else if(t.cmnd == 8'h01 || t.cmnd == 8'h02) begin
      rcMemData_out = t.data_in_temp;
29
      next_rcMemAddr_out++;
30
      tr.rcMemAddr = next_rcMemAddr_out;
31
      MISO_reg_out = 8'h00;
32
      next_txMemAddr_out = txMemAddr_out;
33
34
    //STATE_WRITING
    end else if(t.cmnd == 8'h03 || t.cmnd == 8'h04) begin
36
      rcMemData_out = t.data_in_temp;
37
      next_txMemAddr_out++;
      if(t.get_cmnd) MISO_reg_out = (t.SPI_MISO == 1 ? 8'hff : 8'h00);
39
      else MISO_reg_out = t.txMemData;
40
    //STATE_BUILD_WORD
42
    end else if (t.cmnd[7:6] == 2'b11) begin
43
      rcMemData_out = t.data_in_temp;
44
      reg_Addr_out = t.cmnd & 8'hOF;
      if (reg_index == 0) begin
46
        reg_Write_Data[31:24] = t.data_in_temp;
47
        reg_index++;
48
        end else if (reg_index == 1) begin
49
        reg_Write_Data[23:16] = t.data_in_temp;
50
        reg_index++;
51
        end else if (reg_index == 2) begin
        reg_Write_Data[15:8] = t.data_in_temp;
53
        reg_index++;
54
```

```
end else if (reg_index == 3) begin
        reg_Write_Data[7:0] = t.data_in_temp;
56
        reg_index = 0;
57
        tr.regWriteData = reg_Write_Data;
59
60
    //STATE_SEND_WORD
61
    end else if(t.cmnd[7:6] == 2'b10) begin
62
      rcMemData_out = t.data_in_temp;
63
      next_txMemAddr_out++;
64
      reg_Addr_out = t.cmnd & 8'hOF;
65
        if (reg_index == 0) begin
66
        MISO_reg_out = t.regReadData[31:24];
        reg_index++;
        end else if (reg_index == 1) begin
        MISO_reg_out = t.regReadData[23:16];
70
        reg_index++;
71
        end else if (reg_index == 2) begin
        MISO_reg_out = t.regReadData[15:8];
73
        reg_index++;
74
        end else if (reg_index == 3) begin
75
        MISO_reg_out = t.regReadData[7:0];
        reg_index = 0;
77
        end
78
79
    end
80
    //Copy all sampled inputs & outputs
81
    tr.copy(t);
82
    //Overwrite output values with the calculated ones
    tr.rcMemData = rcMemData_out;
84
    tr.MISO_reg = MISO_reg_out;
85
    tr.txMemAddr = txMemAddr_out;
    tr.regAddr
                 = reg_Addr_out;
87
    return(tr);
88
    endfunction
```

Listing 21: Predictor function

3.10.4. Scoreboard

```
class my_scoreboard extends uvm_scoreboard;
uvm_component_utils(my_scoreboard)
uvm_analysis_export #(my_transaction) axp_in;
uvm_analysis_export #(my_transaction) axp_out;
my_predictor prd;
my_comparator cmp;
```

```
function new(string name, uvm_component parent);
        super.new( name, parent );
      endfunction
      function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        axp_in = new("axp_in", this);
        axp_out = new("axp_out", this);
        prd = my_predictor::type_id::create("prd", this);
        cmp = my_comparator::type_id::create("cmp", this);
      endfunction
19
      function void connect_phase( uvm_phase phase );
20
        // Connect predictor & comparator to respective analysis exports
21
        axp_in.connect(prd.analysis_export);
        axp_out.connect(cmp.axp_out);
23
        // Connect predictor to comparator
24
        prd.results_ap.connect(cmp.axp_in);
25
      endfunction
27 endclass: my_scoreboard
```

Listing 22: Scoreboard

Scoreboard sample per transaction:

```
# UVM_INFO E:/Projects/Verification/UVM_vSPI/my_pkg.sv(486) @ 192405660000: uvm_test_top.m_env.my_scoreboard.cmp [PASS]
# Actual : rcMemData=8'h25, rcMemAddr=8'h0, cmnd=8'h81, MISO_reg=8'hcf, txMemAddr=8'hfal, regWriteData=8'hcald7f25, regAddr=8'h1
# Expected: rcMemData=8'h25, rcMemAddr=8'h0, cmnd=8'h81, MISO_reg=8'hcf, txMemAddr=8'hfal, regWriteData=8'hcald7f25, regAddr=8'h1
```

Figure 3.7: Scoreboard result

Scoreboard final result:

```
* *** ALL PASSED! - 240360 vectors ran, 240360 vectors passed ***
```

Figure 3.8: Scoreboard result

```
UM_INFO E:/Frojects/Verification/UM_vSFI/my_pkg.sv(206) @ 192403310000: uvm_test_top.m_env.m_agent.m_driv [Driver] @192403310000 *** Start of Facket *** command = 0x81

**UM_INFO E:/Frojects/Verification/UM_vSFI/my_pkg.sv(233) @ 192404060000: uvm_test_top.m_env.m_agent.m_monitor [INFU MON] INFUTS: data_in=8'h59, cmnd=8'h51, crdemAdd=8'h59, UMM_INFO E:/Frojects/Verification/UM_vSFI/my_pkg.sv(284) @ 192404060000: uvm_test_top.m_env.m_agent.m_monitor [OUTFU MON] OUTFUTS: rcMemData=8'h51, rcMemAdd=8'h0, MISO_reg=8'h0, txMemAdd=8'h610 uvm_INFO E:/Frojects/Frification/UM_vSFI/my_pkg.sv(284) @ 192404600000: uvm_test_top.m_env.m_ysorebeard.com [PASS]

**Actual : rcMemData=8'h81, rcMemAdd=8'h0, cmnd=8'h81, MISO_reg=8'h0, txMemAdd=8'h610, reg#irteData=8' heald7'E1, regAdd=8'h3

**UVM_INFO E:/Frojects/Verification/UM_vSFI/my_pkg.sv(212) @ 19240410000: uvm_test_top.m_env.m_agent.m_driv [Driver] @192404110000 - randomized data_in[0] = 0xf4

**UVM_INFO E:/Frojects/Verification/UM_vSFI/my_pkg.sv(212) @ 192404860000: uvm_test_top.m_env.m_agent.m_monitor [UNFUT MON] INFUTS: cdmand=8'hf4, cmnd=8'h81, txMemData=8'h59

**UVM_INFO E:/Frojects/Verification/UM_vSFI/my_pkg.sv(284) @ 192404860000: uvm_test_top.m_env.m_agent.m_monitor [OUTFUT MON] OUTFUTS: rcMemData=8'hf4, rcMemAdd=8'h60, mcmd=8'h81, txMemData=8'h610, mcmd=8'h610, mcmd=8'h610, mcmd=8'h610, mcmd=8'h610, mcmd=8'h610, mcmd=8'
```

Figure 3.9: Driver-Monitor-Scoreboard sample

3.11. Other Classes

Below are the other classes of the UVM architecture which has mostly boilerplate code, so we put it lastly

3.11.1. Agent

This is the main agent driving the transactions and monitoring the interface outputs.

```
class my_agent
                        extends uvm_agent;
      'uvm_component_utils(my_agent)
      my_sequencer
                      m_seqr;
      my_driver
                      m_driv;
      output_monitor op_monitor;
      uvm_analysis_port #(my_transaction) analysis_port;
      function new(string name, uvm_component parent);
        super.new(name, parent);
        analysis_port = new("analysis_port",this);
12
      endfunction
14
       function void build_phase(uvm_phase phase);
15
                   = my_sequencer::type_id::create("m_seqr", this);
16
                   = my_driver::type_id::create("m_driv", this);
         m_driv
17
         op_monitor = output_monitor::type_id::create("m_monitor", this);
      endfunction
19
20
      function void connect_phase(uvm_phase phase);
21
         m_driv.seq_item_port.connect(m_seqr.seq_item_export);
22
         op_monitor.analysis_port.connect(analysis_port);
      endfunction
24
26 endclass: my_agent
```

Listing 23: Agent

3.11.2. Passive Agent

Used to monitor the driver output (interface input), then pass this transaction through analysis port to the predictor class.

```
class passive_agent extends uvm_agent;
      'uvm_component_utils(passive_agent)
      input_monitor
                      ip_monitor;
      uvm_analysis_port #(my_transaction) p_analysis_port;
      function new(string name, uvm_component parent);
        super.new(name, parent);
        p_analysis_port = new("p_analysis_port",this);
10
      endfunction
11
      function void build_phase(uvm_phase phase);
13
        ip_monitor = input_monitor::type_id::create("ip_monitor", this);
14
      endfunction
16
      function void connect_phase(uvm_phase phase);
17
        ip_monitor.analysis_port.connect(p_analysis_port);
      endfunction
21 endclass: passive_agent
```

Listing 24: Passive Agent

3.11.3. Environment

```
1 class my_env
                        extends uvm_env;
      'uvm_component_utils(my_env)
      my_agent
                     m_agent;
      passive_agent p_agent;
6
      my_coverage
                    m_coverage;
      my_scoreboard m_scoreboard;
      function new(string name, uvm_component parent);
10
        super.new(name, parent);
      endfunction
12
13
      function void build_phase(uvm_phase phase);
14
                      = my_agent::type_id::create("m_agent", this);
15
        m_agent
                      = passive_agent::type_id::create("p_agent", this);
        p_agent
16
                     = my_coverage::type_id::create("m_coverage", this);
        m_coverage
17
        m_scoreboard = my_scoreboard::type_id::create("my_scoreboard", this);
      endfunction
19
20
      function void connect_phase(uvm_phase phase);
21
        m_agent.analysis_port.connect(m_coverage.analysis_export);
        p_agent.p_analysis_port.connect(m_scoreboard.axp_in);
23
        m_agent.analysis_port.connect(m_scoreboard.axp_out);
24
      endfunction
27 endclass: my_env
```

Listing 25: Environment

3.11.4. Test

```
class my_test
                        extends uvm_test;
      'uvm_component_utils(my_test)
      my_env m_env;
      my_sequence seq;
6
      function new(string name, uvm_component parent);
        super.new(name, parent);
      endfunction
      function void build_phase(uvm_phase phase);
12
        m_env = my_env::type_id::create("m_env", this);
13
      endfunction
14
      virtual function void end_of_elaboration_phase (uvm_phase phase);
16
        uvm_top.print_topology ();
17
      endfunction
19
      task run_phase(uvm_phase phase);
20
        //Initialize the system from the driver
21
        phase.raise_objection(this, "Start of initialization");
        'uvm_info("TEST","Start of initialization",UVM_LOW)
23
        #310;
24
        phase.drop_objection(this,"End of initialization");
        'uvm_info("TEST", "End of initialization", UVM_LOW)
26
        //Start the sequence
        seq = my_sequence::type_id::create("seq");
        // seq.set_item_context(this,m_env.m_agent.m_seqr); //for
30
     randomization stability
        if(!seq.randomize())
         'uvm_error("", "Sequence Randomization failed")
32
        seq.starting_phase = phase;
33
        seq.start( m_env.m_agent.m_seqr);
34
      endtask
37 endclass: my_test
```

Listing 26: Test

3.12. Final Results

- We managed to achieve 96.8% coverage.
- The scoreboard predicted, compared, and passed all 240,360 transactions.

UVM summary report:

```
--- UVM Report Summary ---
# ** Report counts by severity
# UVM INFO :961452
# UVM_WARNING : 0
# UVM ERROR :
              0
# UVM_FATAL :
# ** Report counts by id
# [Driver] 240360
 [INPUT MON] 240360
 [OUTPUT MON] 240360
# [PASS] 240360
 [Questa UVM]
 [RNTST]
 [TEST]
 [TEST_DONE]
 [UVMTOP]
 [my_comparator]
                   3
 [my_coverage]
  ** Note: $finish
                   : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)
    Time: 192408310 ns Iteration: 64 Instance: /top
```

Figure 3.10: UVM Report

4. Conclusion

4.1. Comparison between the two methods

- Assertion-based verification consumed so much time compared to the UVM Scoreboard.
- However, assertions enable deep analysis of signals relations with time.
- A 100% passing assertion does not mean the design is functionally verified, as it depends on the written assertion, does it cover all the possible scenarios?
- When covering large data like the SRAMs addresses, it is good to stimulate small data range first and keep the full coverage last step to save runtime.
- Constrained randomization is easy to move from module based environment to UVM, as it is itself is a class.
- UVM seems to be easier to use and more powerful, as you can benefit from ready to use classes without editing the code, except for small functions/tasks, as we did with the Sunburst Design scoreboard.
- Reusability was clear in UVM verification instead of Module-based verification.
- Good knowledge of special classes properties is needed to write a properly working UVM environment, without the need to waste time in debugging, like: sequence/drive handshake, TLM, config database, sequence initialization options.
- After using both methods, I prefer to start my next verification project using UVM, and try not to depend on assertions in the test plan, however for assertions it is still available to run them binded to the interface or DUT.

4.2. Future enhancements

- Randomize the enabling signals like reset and slave select.
- Add more testing scenarios, like sending data to MOSI and txMemData at same time.
- Make the UVM environment parameterized, specially for the transaction length, in the sequence and transaction classes.
- Use two sequences instead of one, one for testing the SRAMs and the other for the regbank. This will save runtime and memory.
- Link actual SRAMs and register to the DUT and sample/send data from their side.
- If needed, test a wider range of the clocks frequencies, instead of fixed values.
- Merge the output and input monitor to one Agent.
- Stimulate out of range data like the reg commands: out of their range 8X and FX.

References

- [1] J. Aynsley, "Easier uvm code generator example," in https://edaplayground.com/x/5kS8. Doulos.
- [2] C. E. Cummings, "Ovm/uvm scoreboards fundamental architectures." Sunburst Design Inc., 2013.
- [3] C. Spear and G. Tumbush, "System verilog for verification." Springer, 2012.
- [4] D. Mills, "If chained implications in properties weren't so hard, they'd be easy." Microchip Technology Inc., 2009.
- [5] "Easier uvm video tutorial," in https://www.doulos.com/knowhow/systemverilog/uvm/easier-uvm/. Doulos.