
Task 1 Synthesis and Implementation Run



87 out of 87 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command, set property SetVeRITY (Wanning') [set_or, check NSTD-1]. I/OTS When using the vivado Runs infrastructure (e.g. launch') run Fil of command), add this command to a .tcl file and add that file as a pre-hic for write plateman teep for the implementation run. Problem ports: cgi.pub. I/I.D.I. III.D.I. Inc. Set. Sons. ceets write 5. surfs 5.

87 Out of 87 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified set LOC constraint defined. To allow bitstream creation with unspecified prin locations (not recommended), use this command set property SEVERITY (Warning) [set for checks UCio-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write bitstream step for the implementation run. Problem ports: cgi.joi. bit.150. III. 1016. Inc. sons. reset write by write J.

Task 2 Wave window



Task 3

3.

a. Synthesis Table

Run	LUTs	FFs	BRAMs	DSPs	Target Clock Period [ns]	Target Clock Frequency [MHz]	WNS (Worst Negative Slack [ns]	TNS (Total Negative Slack [ns]
<mark>1</mark>	<mark>144</mark>	<mark>86</mark>	0	0	<mark>10</mark>	<mark>100</mark>	<mark>4.703</mark>	0.000
2	144	86	0	0	5	200	-0.297	-10.220
3	144	86	0	0	6.667	150	1.370	0.000
4	144	86	0	0	8	125	2.703	0.000

b. Utilization Table

Run	LUTs	FFs	BRAMs	DSPs	Target Clock Period [ns]	Target Clock Frequency [MHz]	WNS (Worst Negative Slack [ns]	TNS (Total Negative Slack0 [ns]
<mark>1</mark>	<mark>135</mark>	<mark>86</mark>	0	0	<mark>10</mark>	<mark>100</mark>	<mark>1.040</mark>	0.000
2	135	86	0	0	5	200	-2.406	-159.181
3	135	86	0	0	6.667	150	-0.968	-36.476
4	135	85	0	0	8	125	-0.534	26

• Maximum clock frequency : 100MHz