Assignment No. 6

Title :- Parity Generator Objective: Learn Even/Odd parity Generator/ Checker using logic gates Probelm statement: Design & Implement Parity Generator wing Ex-OR Hardware & software requirement: Digital Trainer kit, IC7486 (Ex-OR), IC7404 (NOT), IC74180, Patch and, +54 Power Supply In digital communication, the digital data is sent over the telephone lines using different dinary codes. During the transmission, because of noise signal a may become I or vice versa and wrong information may be recieved at destination. That's why at the recieving end, Parity will be checked Parity: A term used to operify the number of one's in digital world as add or even. Parity checker: At recieving end a logic circuit is used to check the parity of recieved information. Evendit parity code: - The total number of ones in parity code word is even. Old bit parity code: The total number of ones in parity code word is old.

Limitations :-

The one bit parity code word can detect one bit error.

If cannot detect the location of error

& hence error cannot be corrected.

AJ Even Parity Generator.

Truth Table: -

				X	
		INPUT		OUTPUT	
	82	В,	В	Р	
	0	٥	00/0	0	
	O*	0		. 1	
	٥	1	O	l	
	0	1/	1	0	
	j	0	0	l	
	1	0	ı	٥	
	•	1	٥	0	
	Ĭ	1	1	1	
-					

2) K-map for reduced Boolean Expression of

Ball	00	01	11	16	
6	0	1	0	1	
1	F	٥	1	0	

P = B2 AB, ABO

P

3) Circuit Diagram: Even parity generator

82 MSD

Bo

B) Odd Parity Generator

	IMPL	UT OF TO	OUTPUT	
B2	Β.	Bo	Р	
0	0	O	1	
0	0	12	Ø	
0	~ 1	0	0	
٥	1	l	l ·	
1	0	0	Ġ	
ì	٥	1	J	
1	,)	0	l	
1	l		٥	
	• 3			4

2) Kmap for reduction of boolean expression

10 O 0

P, = B2 B B B B



