Assignment 110.0

Title: Multiplexer / Demultiplexer - Objective: - . To learn different techniques of designing multiplexer - Problem Statements Design & Realization of Boolean Expression for suitable combinational logic using MUX7415 10MUX 74154 Hard were and Software requirements -Digital trainer board, IC 74151, TC 7404, IC 7432, patch cords, +5V Power supply. - Theory: 1. What is multiplexer? · Multiplexer is a digital switch which allows digital information from several sources to be muted onto a single output line. Basic multiplexer has several data inputs and single output line · The selection of particular input line is controlled by a set of selection line. · Strobe: It is used to enable / disable the logic circuit · Mux is single pole multiple way switch 2. Necessity of multiplexer:

• In most of the electronic system, digital data is available on more than one lines. It is necessary to rotate this data over

It is necessary to rotate this data over a single line.

· It select one of the many T/P at a sime

and the second s
· Multiplexer improves the reliability of digits
system because it reduces the number of
external wire connection

- 4. Application of MUX:-
 - · Data Belector to select one out of many data I/P
 - · In Pata Aquisition System.
 - In the D/A converter.

8:1 MUX:

The black dig. of 8:2 MUX & its TT is shown. It has eight data I/P & one enable

Operating principle:
When the Strobe or Enable input is active
low, we can select any one of eight data RIP & connect to OTP.

Design :-

pin(0)		
DSH(I)	MUX 8!)	
0014(3)		
D[H(3)		Dout
DCH(4)		
DPH(D)		
BIMCO		
F —		
	sello) selli) Sell	(2)

			1				
	S	ELE CTIC	W	STROBE	OUT	PUTS	
	1	THES					
	С	ß	A	O E	4	Y	
	×	×	×		٥	1	
	0	0	0	0	Do	Do	
	0	0	1	0	D,	DV	
	0		0	٥	D	1)2	
	0	1	1	0	Dy	D ₃	
	1	0	0	0	D ₄	· D4	
	١	0	1	0	05	$\overline{\mathcal{D}}_{\mathcal{S}}$	
	1	1	0	0	Ds		
	1	1	(Ó	D7	D7	
_			4				


x = dont care condition.

Part 1: Mux as a function generator

Convert the given Boolean expression into standard SOP/POS format if required & complete the logic diagram design accordingly for realization of the same.

i] Y= Em(d, 2, 3, 4, 5, 6, 7)


Marie Control						
36	LEC	12011	STROBE O	GUI	PLUTS	
	PMI					
C	, B	A	(8)	. 4	V	
0	0	۵	0	b		
٥	٥)	O	1	3	
0)	0	6	1	δ	
0			6	1	0	
	0	0	D	1	O	
١	0	1	0	1	0	
1	,	6	0)	0	
١	١	1	0)	0	



ii	4	11	M	(0,	5	, 6,	7)

			The state of the s			-
 36	LECT	TON	STROBE	OUTPUTS		
	HME					
 C	В	A		7	Y	
0	0	0	0	0	1	
0	0)	0	and in	0	
 ð	1	Ó	0	1	0	
0	1	.)	0	12.	. 0	
	0	0	0	i	0	
1	0	1	0	0)	
1	1	0	6	0	1	
1	1	, ,	10,000	6	1	
, ,	1		i i i i i i i i i i i i i i i i i i i		,	

Pos realization Diagram



Part 2: Implementation of 16:1 MUX wing Use hardware reduction method & implement the given Boolean expression with the help of neat logic diagram F(A,B,C,D) = = m(2,4,5,7,10,14) 16:1 MUX wing 8:1 MUA Diagram logich logico output 06 07

Reduction method:

1. Make a combination of pair according to
Same values of A, B, C,

2. Chech subput values with respect to
value of D.

1	-		To the same of the	100	uput	butput
+	P	B				Dapas
-	0	0	0	0	0	0
	0	0	0	1	0	
	٥	0	1	G		
	۵	0	1	1 '	0	D
	Ō	1	O	0	1	- Annual of the Control of the Contr
	0	1	0	1	0	D
			177			
	0	1	1 ~	0	1	
	0	ľ	11		1	1
)	٥	0	0	0	
	1	0	0	1	l	Ð
	•					
	1	0	1	٥	+	
	1	0	1	1	1	
						7 -
	1	1	O	0	ı	_
	1	,	0	j	<u>.</u>	Ð
	b	þ				
	i	1)	0	0	
	7	1	()			D


18:1 MUX using 8:1 MUX Diggram Rogic 1 Rogico O D, D, 02 8'. 1 MUX D2 Dutput Dy 06 Dy GIND Implementation of 16:1 MUX using two 8:1 MUX F(A,B,C,D) = Em (2,4,5,7,10,14) STEP 1: Connect 8, 82, So select lines of two 8:1 MUX parallel wheres MSB select input is used for enabling MUX.

Step 2: Is is connected directly to the enable (E) to mux-2 where as Is connect to enable input of mux-I.

Truth table:

Selec	t line		n gyjandi shirigi Mathetti Shiri ili Shirini Mathetin Sur History (h. 18-18 ili nekysi)	Oulp	ul	Final	
and the Control of th		CHILDREN CHOCKE TO THE CONTROL OF TH				- Out put	
93	30	3,	So	4,	, 42	4	
0	в	0	0	po	-	D.	
0	0	Ô	1	D,	and the second	D,	
0	0	1	0	0,	•	P ₂	
٥	0	. 1	1	p ₃	₩ 1000	03	
0	1	0	0	D_{l_i}	3,5	D4	
B	1	0	1	Ps	×.	Ds	
0	1	1	0	06	-	Ps	
1 -		l		D-	-	Dy	
l	•	0	0.0	-	D.	p ₈	
1	0	0	12		D٥	Day	
1	0	1	0	-	DID	Dio	
1	0		l	~	D_{II}	D _n	
١	•	0	0	-	\mathfrak{Q}_2	DI2	
١	1	6	1		Ω_3	Ω3	
4	1	1	8	-	A4	D14	
1	7		1	y	Dis	D15-	

	D3	8:1 Mux 74151	Dy Cc Dy Dy So	E: Active low enable
--	----	---------------------	--	----------------------



ircuit

Outcome:

Multiplement is used to as a data selector to

Select one out of many data inputs.

It is used for simplification of logic

design.

It is used to design combinational

circuit.

Use of multiplement minimizes no of connection.

	Commence of the second of the
	FAQ: 1. Enlist application of TMUR.
	1. Mux is used as data selector.
-	1. MOX is used as alexing a combinational circ
	2. It is used to desing a combinational circuity 3. Less number of wires required which
- Aliye	3. Less number of wires required which
	reduces complexity
	4. There is no need to design k-map. 8. We design equation using truth table.
	B. He design equation using truth table.
	,0
	40, 40
	No.
-	
-	
-	
-	
-	

