## ASSIGNMENT NO. 1

=> Assignment No. 1: Design and implement Half adder and full adder of Using Banc Gates by Using universal Gate -> Assignment to & Design and implement Half adde substractor and full Bubstractor. of using Brosic Gates by Using Universal Gate Objective: a) To understand concept of Half adder, full adder by To understand the concept of Half substractor, full Jubitractor & Full Substractor wing logic gates Hardware requires: purpose board, DC power Jupply etc. To design combinational circuits using K-map & Boolean algebra. The simplest binary adder is called halfadder Half adder has two input bits of two outports One output bit is the sum and other is the corny. They are represented by 's' and 'c'

respectively in logic symbol.

Page

A half adder has no provision add to carry from the lower bits when binary numbers are added. When the two inputs and carry are able to be added the number of input bits obecomes three and the input combination increase to eight. For this full adder is used

Procedure:

I verify the gates.

2] make the connections as per the circuit diggram.

3] Switch Ve and apply connections of input

according to truth table

if Note down the output reading for half! full adder and the sum & carry bit

Circuit Diagram Half adder:

Truth table

	1			
I	nput	Output		
- The				
A	· B	Sum	Carry	
	0	0	D	
0	1	1	0	
1	0	,	O	
	1	٥	. 1	
		The state of the s		
	TO THE PARTY OF TH			42

## Circuit Diagram: B Carry Corry

## Full adder:

## Truth Table

Input			Out put			
,						
A	β	Cip		Carry		
0	0	0	00	0 '		
0	D	r	1	0		
0	•	0	1	0		
0		1	0	1		
1	0	0	ł	0		
1	D	1	0	1	`	
1	4	0	0	l		
		1	1	١		
			the state of the s			







