


Computer organisation and architecture

Department of Computer Sc & Engg
IIT Kharagpur

November 24, 2010

Pipeline CPU



Pipeline hazards

Maximum benefit from pipelining may not be possible because of pipeline hazards

Structural hazards: H/W cannot support certain combinations of instructions which may result in contentious access to the same cpu h/w resource – must be avoided by matching the ISA to the pipeline h/w

Data hazards: There are three generic data hazards

Read After Write (RAW) I_j following I_i depends on a value defined by I_i , but tries to read it before it is defined by I_i , violating the RAW requirement

This problem can happen in the DLX pipeline (studied here)
– avoided by stalling or by forwarding.


Write After Read (WAR) I_j following I_i defines a value used by I_i , but tries to write it before it is read by I_i , violating the WAR requirement
– not possible in the DLX pipeline

Write After Write (WAW) I_j follows I_i and both define a value but $I - j$ tries to write it before it is written by I_i , violating the WAW requirement – not possible in the DLX pipeline

Control hazards: Pipelining of conditional, unconditional jumps, subroutine calls result in invalid (hazardous) instructions in the pipeline – may be avoided by flushing those instructions

Loss of performance due to flushing can be mitigated to a good extent by branch prediction

Instruction fetch




- Instruction fetch may have to be stalled on data hazards or flushed on branching
- Updation of PC and the inter-pipeline register of stalled stages, such as IFID and IDEX, is inhibited during stall
- Flushed instructions are “neutralised”

- $[!stallF] \{defined\ later\}$
 - $IFID[IR] \leftarrow IM[PC]$
 $[IM.R \leftarrow 1]$
 - $PC \leftarrow NextPC$
 $[PC.W \leftarrow 1]$
 - $IFID[nxPC] \leftarrow PC + 4$
 - $IFID.W \leftarrow 1$
- {Write to IFID and IDEX only in absence of stall;

otherwise, inter-pipeline registers written at the end of each clock cycle}

- $[brF] \{defined\ later\}$
- $IFID[NOP] \leftarrow 1$

Instruction fetch



- Instruction fetch may have to be stalled on data hazards or flushed on branching
- Updation of PC and the inter-pipeline register of stalled stages, such as IFID and IDEX, is inhibited during stall
- Flushed instructions are “neutralised”


- $[!stallIF] \{defined\ later\}$
- $IFID[IR] \leftarrow IM[PC]$
 $[IM.R \leftarrow 1]$
- $PC \leftarrow NextPC$
 $[PC.W \leftarrow 1]$
- $IFID[nxPC] \leftarrow PC + 4$
- $IFID.W \leftarrow 1$

{Write to IFID and IDEX only in absence of stall;

otherwise, inter-pipeline registers written at the end of each clock cycle}

- $[brF] \{defined\ later\}$
- $IFID[NOP] \leftarrow 1$

Instruction fetch




- Instruction fetch may have to be stalled on data hazards or flushed on branching
- Updation of PC and the inter-pipeline register of stalled stages, such as IFID and IDEX, is inhibited during stall
- Flushed instructions are “neutralised”

- $[!stallIF] \{defined\ later\}$
 - $IFID[IR] \leftarrow IM[PC]$
 $[IM.R \leftarrow 1]$
 - $PC \leftarrow NextPC$
 $[PC.W \leftarrow 1]$
 - $IFID[nxPC] \leftarrow PC + 4$
 - $IFID.W \leftarrow 1$
- {Write to IFID and IDEX only in absence of stall;

otherwise, inter-pipeline registers written at the end of each clock cycle}

- $[brF] \{defined\ later\}$
- $IFID[NOP] \leftarrow 1$


Flushing the pipeline on branching



- $CMP.out=1$ indicates future branching due to I_j now in EX at t (computed early in clock cycle of EX)
- $PC \leftarrow PC+4$ at $t+1$; $PC \leftarrow$ Branch target at $t+2$
- I_{j+1} (in ID phase, i.e. in $IFID[IR]$) and I_{j+2} (in IF phase, i.e. in $M[PC]$) must be flushed
- Also to flush: $IFID[IR] \leftarrow I_{j+3} = M[PC+4]$ at $t+2$
- Always $EXM[brT]$ (at $t+1$) = $CMP.out$ (at t)
- $brF \leftarrow CMP.out \vee EXM[brT]$ {use $CMP.out$ for 2 clks}

- Flush when $brF=1$
- Set $IFID[NOP] \leftarrow brF$
- I_{j+1} and then I_{j+2} fetched into IFID, trivial decoding in ID as $IFID[NOP]=1$
- Instruction in decoding phase is suspended (to flush) if either $CMP.out=1$ or $IFID[NOP]=1$
- $flushF \leftarrow CMP.out \vee IFID[NOP]$
- $I_{j+1}..I_{j+3}$ handled as NOPs in ID phase – trivial control signals generated and stored in IDEX
- Trivial operations for $I_{j+1}..I_{j+3}$ in EX, MEM and WB
- EXM is loaded as usual at end of current cycle
- PC assigned branch target at end of next cycle ($t+2$), target instruction in IFID at $t+3$


Flushing the pipeline on branching



- $CMP.out=1$ indicates future branching due to I_j now in EX at t (computed early in clock cycle of EX)
- $PC \leftarrow PC+4$ at $t+1$; $PC \leftarrow$ Branch target at $t+2$
- I_{j+1} (in ID phase, i.e. in $IFID[IR]$) and I_{j+2} (in IF phase, i.e. in $M[PC]$) must be flushed
- Also to flush: $IFID[IR] \leftarrow I_{j+3} = M[PC+4]$ at $t+2$
- Always $EXM[brT]$ (at $t+1$) = $CMP.out$ (at t)
- $brF \leftarrow CMP.out \vee EXM[brT]$ {use $CMP.out$ for 2 clks}

- Flush when $brF=1$
- Set $IFID[NOP] \leftarrow brF$
- I_{j+1} and then I_{j+2} fetched into IFID, trivial decoding in ID as $IFID[NOP]=1$
- Instruction in decoding phase is suspended (to flush) if either $CMP.out=1$ or $IFID[NOP]=1$
- $flushF \leftarrow CMP.out \vee IFID[NOP]$
- $I_{j+1}..I_{j+3}$ handled as NOPs in ID phase – trivial control signals generated and stored in IDEX
- Trivial operations for $I_{j+1}..I_{j+3}$ in EX, MEM and WB
- EXM is loaded as usual at end of current cycle
- PC assigned branch target at end of next cycle ($t+2$), target instruction in IFID at $t+3$

Flushing the pipeline on branching




- $\text{CMP.out}=1$ indicates future branching due to I_j now in EX at t (computed early in clock cycle of EX)
- $\text{PC} \leftarrow \text{PC}+4$ at $t+1$; $\text{PC} \leftarrow \text{Branch target}$ at $t+2$
- I_{j+1} (in ID phase, i.e. in $\text{IFID}[\text{IR}]$) and I_{j+2} (in IF phase, i.e. in $\text{M}[\text{PC}]$) must be flushed
- Also to flush: $\text{IFID}[\text{IR}] \leftarrow I_{j+3} = \text{M}[\text{PC}+4]$ at $t+2$
- Always $\text{EXM}[\text{brT}]$ (at $t+1$) = CMP.out (at t)
- $\text{brF} \leftarrow \text{CMP.out} \vee \text{EXM}[\text{brT}]$ {use CMP.out for 2 clks}

- Flush when $brF=1$
- Set $IFID[NOP] \leftarrow brF$
- I_{j+1} and then I_{j+2} fetched into IFID, trivial decoding in ID as $IFID[NOP]=1$

- Instruction in decoding phase is suspended (to flush) if either $CMP.out=1$ or $IFID[NOP]=1$
- $flushF \leftarrow CMP.out \vee IFID[NOP]$
- $I_{j+1}..I_{j+3}$ handled as NOPs in ID phase – trivial control signals generated and stored in IDEX
- Trivial operations for $I_{j+1}..I_{j+3}$ in EX, MEM and WB

- EXM is loaded as usual at end of **current** cycle
- PC assigned branch target at end of **next** cycle ($t+2$), target instruction in IFID at $t+3$


Flushing the pipeline on branching



- $CMP.out=1$ indicates future branching due to I_j now in EX at t (computed early in clock cycle of EX)
- $PC \leftarrow PC+4$ at $t+1$; $PC \leftarrow$ Branch target at $t+2$
- I_{j+1} (in ID phase, i.e. in $IFID[IR]$) and I_{j+2} (in IF phase, i.e. in $M[PC]$) must be flushed
- Also to flush: $IFID[IR] \leftarrow I_{j+3} = M[PC+4]$ at $t+2$
- Always $EXM[brT]$ (at $t+1$) = $CMP.out$ (at t)
- $brF \leftarrow CMP.out \vee EXM[brT]$ {use $CMP.out$ for 2 clks}

- Flush when $brF=1$
- Set $IFID[NOP] \leftarrow brF$
- I_{j+1} and then I_{j+2} fetched into IFID, trivial decoding in ID as $IFID[NOP]=1$
- Instruction in decoding phase is suspended (to flush) if either $CMP.out=1$ or $IFID[NOP]=1$
- $flushF \leftarrow CMP.out \vee IFID[NOP]$
- $I_{j+1}..I_{j+3}$ handled as NOPs in ID phase – trivial control signals generated and stored in IDEX
- Trivial operations for $I_{j+1}..I_{j+3}$ in EX, MEM and WB
- EXM is loaded as usual at end of **current** cycle
- PC assigned branch target at end of **next** cycle ($t+2$), target instruction in IFID at $t+3$

Instruction decode and register fetch: R-type



R-type (add, sub, and, slt, ...): $rd \leftarrow rs \text{ funct } rt$					
0	rs	rt	rd	shamt	funct
31-26	25-21	20-16	15-11	10-6	5-0

Hardwired: $\text{flushF} \leftarrow \text{CMP.out} \vee \text{IFID}[\text{NOP}]$,
 $\text{RF.RS} \leftarrow \text{IFID}[\text{IR}].\text{rs}$, $\text{RF.RT} \leftarrow \text{IFID}[\text{IR}].\text{rt}$,
 $\text{RF.RW} \leftarrow \text{MUXW.out}$, $\text{MUXT.0} \leftarrow \text{IFID}[\text{IR}].\text{rt}$, $\text{MUXT.1} \leftarrow$
 $\text{IFID}[\text{IR}].\text{rd}$, $\text{MUXL.0} \leftarrow \text{IDEX}[\text{RSD}]$, $\text{MUXR.2} \leftarrow \text{IDEX}[\text{RTD}]$

- $[\text{!stallF} \wedge \text{!flushF} \wedge \text{IFID}[\text{IR}].\text{op}=0 \wedge \text{IFID}[\text{IR}].\text{funct} \notin [0x09..0x09]]$
{excluding jr, jalr}

- $\text{IDEX}[\text{RSD}] \leftarrow \text{RF}[\text{IFID}[\text{IR}].\text{rs}]$
- $\text{IDEX}[\text{RTD}] \leftarrow \text{RF}[\text{IFID}[\text{IR}].\text{rt}]$
- $\text{IDEX}[\text{RW}] \leftarrow \text{IFID}[\text{IR}].\text{rd}$
[xMUXT ← 1]

Setup
operands

- $\text{IDEX}[\text{ALUOP}] \leftarrow$
 $f_1(\text{IFID}[\text{IR}].\text{funct}, \text{IFID}[\text{IR}].\text{shamt})$


ALU setup

- $\text{IDEX}[\text{xMuxL}] \leftarrow 0$ {default}
- $\text{IDEX}[\text{xMuxR}] \leftarrow 1$

- $\text{IDEX}[\text{DMRF}] \leftarrow 0$
- $\text{IDEX}[\text{DMWF}] \leftarrow 0$
- $\text{IDEX}[\text{CMPEn}] \leftarrow 0$
- $\text{IDEX}[\text{WB}] \leftarrow 1$
- $\text{IDEX}[\text{xMUXW}] \leftarrow 0$ {default}

No branch
No Mem
WB setup (default)

Instruction decode and register fetch: R-type



R-type (add, sub, and, slt, ...): $rd \leftarrow rs \text{ funct } rt$					
0	rs	rt	rd	shamt	funct
31-26	25-21	20-16	15-11	10-6	5-0

Hardwired: $\text{flushF} \leftarrow \text{CMP.out} \vee \text{IFID}[\text{NOP}]$,

$\text{RF.RS} \leftarrow \text{IFID}[\text{IR}].\text{rs}$, $\text{RF.RT} \leftarrow \text{IFID}[\text{IR}].\text{rt}$,

$\text{RF.RW} \leftarrow \text{MUXW.out}$, $\text{MUXT.0} \leftarrow \text{IFID}[\text{IR}].\text{rt}$, $\text{MUXT.1} \leftarrow$

$\text{IFID}[\text{IR}].\text{rd}$, $\text{MUXL.0} \leftarrow \text{IDEX}[\text{RSD}]$, $\text{MUXR.2} \leftarrow \text{IDEX}[\text{RTD}]$

- $[\text{!stallF} \wedge \text{!flushF} \wedge \text{IFID}[\text{IR}].\text{op}=0 \wedge \text{IFID}[\text{IR}].\text{funct} \notin [0x09..0x09]]$
{excluding jr, jalr}

- $\text{IDEX}[\text{RSD}] \leftarrow \text{RF}[\text{IFID}[\text{IR}].\text{rs}]$

- $\text{IDEX}[\text{RTD}] \leftarrow \text{RF}[\text{IFID}[\text{IR}].\text{rt}]$
- $\text{IDEX}[\text{RW}] \leftarrow \text{IFID}[\text{IR}].\text{rd}$
[xMUXT ← 1]

Setup operands

- $\text{IDEX}[\text{ALUOP}] \leftarrow f_1(\text{IFID}[\text{IR}].\text{funct}, \text{IFID}[\text{IR}].\text{shamt})$

ALU setup

- $\text{IDEX}[\text{xMUXL}] \leftarrow 0$ {default}

- $\text{IDEX}[\text{xMUXR}] \leftarrow 1$

- $\text{IDEX}[\text{DMRF}] \leftarrow 0$

- $\text{IDEX}[\text{DMWF}] \leftarrow 0$

- $\text{IDEX}[\text{CMPE}n] \leftarrow 0$


No branch
No Mem

- $\text{IDEX}[\text{WB}] \leftarrow 1$

- $\text{IDEX}[\text{xMUXW}] \leftarrow 0$ {default}

WB setup (default)

Instruction decode and register fetch: R-type



R-type (add, sub, and, slt, ...): $rd \leftarrow rs \text{ funct } rt$					
0	rs	rt	rd	shamt	funct
31-26	25-21	20-16	15-11	10-6	5-0

Hardwired: $\text{flushF} \leftarrow \text{CMP.out} \vee \text{IFID}[\text{NOP}]$,
 $\text{RF.RS} \leftarrow \text{IFID}[\text{IR}].rs$, $\text{RF.RT} \leftarrow \text{IFID}[\text{IR}].rt$,
 $\text{RF.RW} \leftarrow \text{MUXW.out}$, $\text{MUXT.0} \leftarrow \text{IFID}[\text{IR}].rt$, $\text{MUXT.1} \leftarrow$
 $\text{IFID}[\text{IR}].rd$, $\text{MUXL.0} \leftarrow \text{IDEX}[\text{RSD}]$, $\text{MUXR.2} \leftarrow \text{IDEX}[\text{RTD}]$

- $[\text{!stallF} \wedge \text{!flushF} \wedge \text{IFID}[\text{IR}].op=0 \wedge \text{IFID}[\text{IR}].funct \notin [0x09..0x09]]$
{excluding jr, jalr}

- $\text{IDEX}[\text{RSD}] \leftarrow \text{RF}[\text{IFID}[\text{IR}].rs]$
 - $\text{IDEX}[\text{RTD}] \leftarrow \text{RF}[\text{IFID}[\text{IR}].rt]$
 - $\text{IDEX}[\text{RW}] \leftarrow \text{IFID}[\text{IR}].rd$
[xMUXT ← 1]
- Setup operands


- $\text{IDEX}[\text{ALUOP}] \leftarrow f_1(\text{IFID}[\text{IR}].funct, \text{IFID}[\text{IR}].shamt)$
- ALU setup

- $\text{IDEX}[\text{xMUXL}] \leftarrow 0$ {default}
- $\text{IDEX}[\text{xMUXR}] \leftarrow 1$

- $\text{IDEX}[\text{DMRF}] \leftarrow 0$
 - $\text{IDEX}[\text{DMWF}] \leftarrow 0$
 - $\text{IDEX}[\text{CMPE}n] \leftarrow 0$
- No branch
No Mem
(default)

- $\text{IDEX}[\text{WB}] \leftarrow 1$
 - $\text{IDEX}[\text{xMUXW}] \leftarrow 0$ {default}
- WB setup

Instruction decode and register fetch: R-type



R-type (add, sub, and, slt, ...): $rd \leftarrow rs \text{ funct } rt$					
0	rs	rt	rd	shamt	funct
31-26	25-21	20-16	15-11	10-6	5-0

Hardwired: $\text{flushF} \leftarrow \text{CMP.out} \vee \text{IFID}[\text{NOP}]$,
 $\text{RF.RS} \leftarrow \text{IFID}[\text{IR}].\text{rs}$, $\text{RF.RT} \leftarrow \text{IFID}[\text{IR}].\text{rt}$,
 $\text{RF.RW} \leftarrow \text{MUXW.out}$, $\text{MUXT.0} \leftarrow \text{IFID}[\text{IR}].\text{rt}$, $\text{MUXT.1} \leftarrow$
 $\text{IFID}[\text{IR}].\text{rd}$, $\text{MUXL.0} \leftarrow \text{IDEX}[\text{RSD}]$, $\text{MUXR.2} \leftarrow \text{IDEX}[\text{RTD}]$

- $[\text{!stallF} \wedge \text{!flushF} \wedge \text{IFID}[\text{IR}].\text{op}=0 \wedge \text{IFID}[\text{IR}].\text{funct} \notin [0x09..0x09]]$
{excluding jr, jalr}


- $\text{IDEX}[\text{RSD}] \leftarrow \text{RF}[\text{IFID}[\text{IR}].\text{rs}]$
 - $\text{IDEX}[\text{RTD}] \leftarrow \text{RF}[\text{IFID}[\text{IR}].\text{rt}]$
 - $\text{IDEX}[\text{RW}] \leftarrow \text{IFID}[\text{IR}].\text{rd}$
[xMUXT \leftarrow 1]
- Setup operands

- $\text{IDEX}[\text{ALUOP}] \leftarrow f_1(\text{IFID}[\text{IR}].\text{funct}, \text{IFID}[\text{IR}].\text{shamt})$
 - $\text{IDEX}[\text{xMUXL}] \leftarrow 0$ {default}
 - $\text{IDEX}[\text{xMUXR}] \leftarrow 1$
- ALU setup

- $\text{IDEX}[\text{DMRF}] \leftarrow 0$
 - $\text{IDEX}[\text{DMWF}] \leftarrow 0$
 - $\text{IDEX}[\text{CMPE}n] \leftarrow 0$
- No branch
No Mem

- $\text{IDEX}[\text{WB}] \leftarrow 1$
 - $\text{IDEX}[\text{xMUXW}] \leftarrow 0$ {default}
- WB setup (default)

Stalling of instruction decode and register fetch: R-type



Stalling of ID/RF due to data hazards


Cannot proceed with register read if:

- One of "rs" or "rt" is defined by instruction in the EX phase: $IDEX[WB] \wedge (IDEX[RW]=IFID[IR].rs \vee IDEX[RW]=IFID[IR].rt)$
- One of "rs" or "rt" is defined by instruction in the MEM phase: $EXM[WB] \wedge (EXM[RW]=IFID[IR].rs \vee EXM[RW]=IFID[IR].rt)$

Assert stallF if the above conditions are satisfied

- Stalling of instruction I_j is always identified at ID phase
- Hazard lasts at most 2 cycles
- If instruction I_j is stalled (in ID), it must not be overwritten by I_{j+1} (in IF)
- I_{j+1} not to be skipped over by incrementing PC without fetching (and storing) I_{j+1}
- Writing to both PC and IFID must be inhibited on stalling
- $I_{j-1}, I_{j-2}, I_{j-3}$ must proceed, to be replaced by bubbles
- Instruction decoding proceeds non-trivially only when $(!stallF \wedge !flushF)$ is satisfied, otherwise behaves as NOP introducing bubbles after ID
- Stalling does not come in conflict with flushing

Stalling of instruction decode and register fetch: R-type



Stalling of ID/RF due to data hazards


Cannot proceed with register read if:

- One of "rs" or "rt" is defined by instruction in the EX phase: $IDEX[WB] \wedge (IDEX[RW]=IFID[IR].rs \vee IDEX[RW]=IFID[IR].rt)$
- One of "rs" or "rt" is defined by instruction in the MEM phase: $EXM[WB] \wedge (EXM[RW]=IFID[IR].rs \vee EXM[RW]=IFID[IR].rt)$

Assert stallF if the above conditions are satisfied

- Stalling of instruction I_j is always identified at ID phase
- Hazard lasts at most 2 cycles
 - If instruction I_j is stalled (in ID), it must not be overwritten by I_{j+1} (in IF)
 - I_{j+1} not to be skipped over by incrementing PC without fetching (and storing) I_{j+1}
 - Writing to both PC and IFID must be inhibited on stalling
- $I_{j-1}, I_{j-2}, I_{j-3}$ must proceed, to be replaced by bubbles
- Instruction decoding proceeds non-trivially only when $(!stallF \wedge !flushF)$ is satisfied, otherwise behaves as NOP introducing bubbles after ID
- Stalling does not come in conflict with flushing

Stalling of instruction decode and register fetch: R-type



Stalling of ID/RF due to data hazards


Cannot proceed with register read if:

- One of "rs" or "rt" is defined by instruction in the EX phase: $IDEX[WB] \wedge (IDEX[RW]=IFID[IR].rs \vee IDEX[RW]=IFID[IR].rt)$
- One of "rs" or "rt" is defined by instruction in the MEM phase: $EXM[WB] \wedge (EXM[RW]=IFID[IR].rs \vee EXM[RW]=IFID[IR].rt)$

Assert stallF if the above conditions are satisfied

- Stalling of instruction I_j is always identified at ID phase
- Hazard lasts at most 2 cycles
- If instruction I_j is stalled (in ID), it must not be overwritten by I_{j+1} (in IF)
- I_{j+1} not to be skipped over by incrementing PC without fetching (and storing) I_{j+1}
- Writing to both PC and IFID must be inhibited on stalling
- $I_{j-1}, I_{j-2}, I_{j-3}$ must proceed, to be replaced by bubbles
- Instruction decoding proceeds non-trivially only when $(!stallF \wedge !flushF)$ is satisfied, otherwise behaves as NOP introducing bubbles after ID
- Stalling does not come in conflict with flushing

Stalling of instruction decode and register fetch: R-type



Stalling of ID/RF due to data hazards


Cannot proceed with register read if:

- One of "rs" or "rt" is defined by instruction in the EX phase: $IDEX[WB] \wedge (IDEX[RW]=IFID[IR].rs \vee IDEX[RW]=IFID[IR].rt)$
- One of "rs" or "rt" is defined by instruction in the MEM phase: $EXM[WB] \wedge (EXM[RW]=IFID[IR].rs \vee EXM[RW]=IFID[IR].rt)$

Assert stallF if the above conditions are satisfied

- Stalling of instruction I_j is always identified at ID phase
- Hazard lasts at most 2 cycles
- If instruction I_j is stalled (in ID), it must not be overwritten by I_{j+1} (in IF)
- I_{j+1} not to be skipped over by incrementing PC without fetching (and storing) I_{j+1}
- Writing to both PC and IFID must be inhibited on stalling
- $I_{j-1}, I_{j-2}, I_{j-3}$ must proceed, to be replaced by bubbles
- Instruction decoding proceeds non-trivially only when $(!stallF \wedge !flushF)$ is satisfied, otherwise behaves as NOP introducing bubbles after ID
- Stalling does not come in conflict with flushing

Stalling of instruction decode and register fetch: R-type



- Stalling of instruction I_j is always identified at ID phase
- Hazard lasts at most 2 cycles
- If instruction I_j is stalled (in ID), it must not be overwritten by I_{j+1} (in IF)
- I_{j+1} not to be skipped over by incrementing PC without fetching (and storing) I_{j+1}
- Writing to both PC and IFID must be inhibited on stalling
- $I_{j-1}, I_{j-2}, I_{j-3}$ must proceed, to be replaced by bubbles
- Instruction decoding proceeds non-trivially only when $(\text{!stallF} \wedge \text{!flushF})$ is satisfied, otherwise behaves as NOP introducing bubbles after ID
- Stalling does not come in conflict with flushing


Stalling of ID/RF due to data hazards

Cannot proceed with register read if:

- One of "rs" or "rt" is defined by instruction in the EX phase: $\text{IDEX}[\text{WB}] \wedge (\text{IDEX}[\text{RW}] = \text{IFID}[\text{IR}].\text{rs} \vee \text{IDEX}[\text{RW}] = \text{IFID}[\text{IR}].\text{rt})$
- One of "rs" or "rt" is defined by instruction in the MEM phase: $\text{EXM}[\text{WB}] \wedge (\text{EXM}[\text{RW}] = \text{IFID}[\text{IR}].\text{rs} \vee \text{EXM}[\text{RW}] = \text{IFID}[\text{IR}].\text{rt})$

Assert stallF if the above conditions are satisfied

Instruction decode and register fetch: RI-type



RI-type (addi, addiu, ...): $rt \leftarrow rs \text{ op } imm$			
ri-op	rs	rt	imm
31-26	25-21	20-16	15-0

Opcodes in the range 0x08..0x0e

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$, $MUXR.0 \leftarrow$

$IDEX.imm$, $SignExt.input \leftarrow IFID[IR].imm26Bit$,


$SignExt.ctrl \leftarrow jxtF$ {jxtF asserted only for jumps}

- $[!stallF \wedge !flushF \wedge IDEX[IR].op \in [0x08..0x0e]]$
- $IDEX[RSD] \leftarrow RF[IFID[IR].rs]$
- $IDEX[IMM] \leftarrow SignExt(RF[IFID[IR].imm], jxtF)$
[jxtF $\leftarrow 0$] (default)
- $IDEX[RW] \leftarrow IFID[IR].rt$
[xMUXT $\leftarrow 0$]
- $IDEX[ALUOP] \leftarrow f_2(IFID[IR].op)$
- $IDEX[xMUXL] \leftarrow 0$
- $IDEX[xMUXR] \leftarrow 0$
- $IDEX[DMRF] \leftarrow 0$
- $IDEX[DMWF] \leftarrow 0$
- $IDEX[CMPE_n] \leftarrow 0$
- $IDEX[WB] \leftarrow 1$
- $IDEX[xMUXW] \leftarrow 0$

Setup rs,
imm, rt (dest)

ALU setup

Instruction decode and register fetch: RI-type



RI-type (addi, addiu, ...): $rt \leftarrow rs \text{ op } imm$			
ri-op	rs	rt	imm
31-26	25-21	20-16	15-0

Opcodes in the range 0x08..0x0e

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$, $MUXR.0 \leftarrow$

$IDEX.imm$, $SignExt.input \leftarrow IFID[IR].imm26Bit$,


$SignExt.cntnl \leftarrow jxtF$ {jxtF asserted only for jumps}

- $[!stallF \wedge !flushF \wedge IDEX[IR].op \in [0x08..0x0e]]$
- $IDEX[RSD] \leftarrow RF[IFID[IR].rs]$
- $IDEX[IMM] \leftarrow SignExt(RF[IFID[IR].imm], jxtF)$
 $[jxtF \leftarrow 0]$ (default)
- $IDEX[RW] \leftarrow IFID[IR].rt$
 $[xMUXT \leftarrow 0]$
- $IDEX[ALUOP] \leftarrow f_2(IFID[IR].op)$
- $IDEX[xMUXL] \leftarrow 0$
- $IDEX[xMUXR] \leftarrow 0$
- $IDEX[DMRF] \leftarrow 0$
- $IDEX[DMWF] \leftarrow 0$
- $IDEX[CMPE_n] \leftarrow 0$
- $IDEX[WB] \leftarrow 1$
- $IDEX[xMUXW] \leftarrow 0$

Setup rs,
imm, rt (dest)

ALU setup

Instruction decode and register fetch: RI-type



RI-type (addi, addiu, ...): $rt \leftarrow rs \text{ op } imm$			
ri-op	rs	rt	imm
31-26	25-21	20-16	15-0

Opcodes in the range 0x08..0x0e

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$, $MUXR.0 \leftarrow$

$IDEX.imm$, $SignExt.input \leftarrow IFID[IR].imm26Bit$,


$SignExt.ctrl \leftarrow jxtF$ {jxtF asserted only for jumps}

- $[!stallIF \wedge !flushF \wedge IDEX[IR].op \in [0x08..0x0e]]$
- $IDEX[RSD] \leftarrow RF[IFID[IR].rs]$
- $IDEX[IMM] \leftarrow SignExt(RF[IFID[IR].imm], jxtF)$
 $[jxtF \leftarrow 0]$ (default)
- $IDEX[RW] \leftarrow IFID[IR].rt$
 $[xMUXT \leftarrow 0]$
- $IDEX[ALUOP] \leftarrow f_2(IFID[IR].op)$
- $IDEX[xMUXL] \leftarrow 0$
- $IDEX[xMUXR] \leftarrow 0$
- $IDEX[DMRF] \leftarrow 0$
- $IDEX[DMWF] \leftarrow 0$
- $IDEX[CMPE_n] \leftarrow 0$
- $IDEX[WB] \leftarrow 1$
- $IDEX[xMUXW] \leftarrow 0$

Setup rs,
imm, rt (dest)

ALU setup

Instruction decode and register fetch: RI-type



RI-type (addi, addiu, ...): $rt \leftarrow rs \text{ op } imm$			
ri-op	rs	rt	imm
31-26	25-21	20-16	15-0

Opcodes in the range 0x08..0x0e

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$, $MUXR.0 \leftarrow$

$IDEX.imm$, $SignExt.input \leftarrow IFID[IR].imm26Bit$,


$SignExt.ctrl \leftarrow jxtF$ {jxtF asserted only for jumps}

- $[!stallF \wedge !flushF \wedge IDEX[IR].op \in [0x08..0x0e]]$
- $IDEX[RSD] \leftarrow RF[IFID[IR].rs]$
- $IDEX[IMM] \leftarrow SignExt(RF[IFID[IR].imm], jxtF)$
 $[jxtF \leftarrow 0]$ (default)
- $IDEX[RW] \leftarrow IFID[IR].rt$
 $[xMUXT \leftarrow 0]$
- $IDEX[ALUOP] \leftarrow f_2(IFID[IR].op)$
- $IDEX[xMUXL] \leftarrow 0$
- $IDEX[xMUXR] \leftarrow 0$
- $IDEX[DMRF] \leftarrow 0$
- $IDEX[DMWF] \leftarrow 0$
- $IDEX[CMPE_n] \leftarrow 0$
- $IDEX[WB] \leftarrow 1$
- $IDEX[xMUXW] \leftarrow 0$

Setup rs,
imm, rt (dest)

ALU setup

Stalling of instruction decode and register fetch: RI-type




Stalling of ID/RF due to data hazards

Cannot proceed with register read if:

- Register “rs” is defined by instruction in the EX phase: $IDEX[WB] \wedge IDEX[RW] = RFIFID[IR].rs$
- Register “rs” is defined by instruction in the MEM phase: $EXM[WB] \wedge EXM[RW] = RFIFID[IR].rs$

Assert stallF if the above conditions are satisfied

Instruction decode and register fetch: Conditional branching



Branching (beq, bne): $[CMP] \wedge PC \leftarrow PC + 4 + imm \times 4$			
br-op	rs	rt	imm
31-26	25-21	20-16	15-0

Opcodes: 0x04 (beq), 0x05 (bne)

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$, $MUXR.1 \leftarrow$

$4 \times IDEX.imm$, $CMP.inv \leftarrow IDEX[CMPIV]$ {to invert the sense of the comparison for bne}, $CMP.en \leftarrow IDEX[CMPEn]$

- $[!stallF \wedge !flushF \wedge IDEX[IR].op \in [0x04..0x05]]$

{Stall on rs or rt?}

- $IDEX[RSD] \leftarrow RF[IFID[IR].rs]$
- $IDEX[RSX] \leftarrow RF[IFID[IR].rt]$
- $IDEX[CMPIV] \leftarrow !stallF \wedge !flushF \wedge IFID[IR].op = 0x05$ {bne}
- $IDEX[CMPEn] \leftarrow 1$

CMP setup

- $IDEX[IMM] \leftarrow SignExt(RF[IFID[IR].imm], jxtF)$
- $jxtF \leftarrow 0$ (default)

- $IDEX[nxPC] \leftarrow IFID[nxPC]$

Setup br addresses


To achieve:

$ALU.out \leftarrow PC + 4 + imm \times 4$

- $IDEX[ALUOP] \leftarrow ADD$
- $IDEX[xMUXL] \leftarrow 1$
- $IDEX[xMUXR] \leftarrow 1$

Setup for address arith

Instruction decode and register fetch: Conditional branching



Branching (beq, bne): $[CMP] \wedge PC \leftarrow PC + 4 + imm \times 4$			
br-op	rs	rt	imm
31-26	25-21	20-16	15-0

Opcodes: 0x04 (beq), 0x05 (bne)

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$, $MUXR.1 \leftarrow 4 \times IDEX.imm$, $CMP.inv \leftarrow IDEX[CMPIInv]$ {to invert the sense of the comparison for bne}, $CMP.en \leftarrow IDEX[CMPEn]$

- $[!stallF \wedge !flushF \wedge IDEX[IR].op \in [0x04..0x05]]$

{Stall on rs or rt?}

- $IDEX[RSD] \leftarrow RF[IFID[IR].rs]$
- $IDEX[RSX] \leftarrow RF[IFID[IR].rt]$
- $IDEX[CMPIInv] \leftarrow !stallF \wedge !flushF \wedge IFID[IR].op = 0x05$ {bne}
- $IDEX[CMPEn] \leftarrow 1$

CMP setup

- $IDEX[IMM] \leftarrow SignExt(RF[IFID[IR].imm], jxtF)$ [jxtF $\leftarrow 0$ (default)]
- $IDEX[nxPC] \leftarrow IFID[nxPC]$

Setup br addresses


To achieve:

$ALU.out \leftarrow PC + 4 + imm \times 4$

- $IDEX[ALUOP] \leftarrow ADD$
- $IDEX[xMUXL] \leftarrow 1$
- $IDEX[xMUXR] \leftarrow 1$

Setup for address arith

Instruction decode and register fetch: Conditional branching



Branching (beq, bne): $[CMP] \wedge PC \leftarrow PC + 4 + imm \times 4$			
br-op	rs	rt	imm
31-26	25-21	20-16	15-0

Opcodes: 0x04 (beq), 0x05 (bne)

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$, $MUXR.1 \leftarrow 4 \times IDEX.imm$, $CMP.inv \leftarrow IDEX[CMPIInv]$ {to invert the sense of the comparison for bne}, $CMP.en \leftarrow IDEX[CMPEn]$

- $[!stallF \wedge !flushF \wedge IDEX[IR].op \in [0x04..0x05]]$

{Stall on rs or rt?}

- $IDEX[RSD] \leftarrow RF[IFID[IR].rs]$
- $IDEX[RSX] \leftarrow RF[IFID[IR].rt]$
- $IDEX[CMPIInv] \leftarrow !stallF \wedge !flushF \wedge IFID[IR].op = 0x05$ {bne}
- $IDEX[CMPEn] \leftarrow 1$

CMP setup

- $IDEX[IMM] \leftarrow SignExt(RF[IFID[IR].imm], jxtF)$ [jxtF $\leftarrow 0$ (default)]
- $IDEX[nxPC] \leftarrow IFID[nxPC]$

Setup br addresses


To achieve:

$ALU.out \leftarrow PC + 4 + imm \times 4$

- $IDEX[ALUOP] \leftarrow ADD$
- $IDEX[xMUXL] \leftarrow 1$
- $IDEX[xMUXR] \leftarrow 1$

Setup for address arith

Instruction decode and register fetch: Jump [and link]



Jumps (j, jal): $PC \leftarrow JAddr$, $[jal] \wedge R[31] \leftarrow PC+4$	
j/jal-op	imm
31-26	25-0

Opcodes: 0x02 (j), 0x03 (jal)

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$, $MUXT.2 \leftarrow 31$

{for $R[31]$ }, $MUXL.2 \leftarrow 0$, $MUXR.1 \leftarrow 4 \times IDEX.imm$,

$CMP.true \leftarrow IDEX[CMPTue]$ {make CMP true}

• $[!flushF \wedge IDEX[IR].op \in [0x02..0x03]]$

• $IDEX[IMM] \leftarrow SignExt(RF[IFID[IR].imm], jxtF)$
 $[jxtF \leftarrow 1]$
 {Note use of 26-bit addr}

To unconditionally perform:
 $NxPC \leftarrow 0 + imm \times 4$

• $IDEX[ALUOP] \leftarrow ADD$

• $IDEX[xMUXL] \leftarrow 2$

• $IDEX[xMUXR] \leftarrow 1$

• $IDEX[CMPTue] \leftarrow 1$

• $[!flushF \wedge IFID[IR].op = 0x03]$
 {extra for jal instruction}

• $IDEX[nxPC] \leftarrow IFID[nxPC]$

• $xMUXT \leftarrow 2$ {for $RW \leftarrow 31$ }

• $IDEX[xMUXW] \leftarrow 1$


• $IDEX[WB] \leftarrow 1$

Setup jump addresses

Setup for address arith

Setup for jal instr

Instruction decode and register fetch: Jump [and link]



Jumps (j, jal): $PC \leftarrow JAddr$, $[jal] \wedge R[31] \leftarrow PC+4$	
j/jal-op	imm
31-26	25-0

Opcodes: 0x02 (j), 0x03 (jal)

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$, $MUXT.2 \leftarrow 31$

{for $R[31]$ }, $MUXL.2 \leftarrow 0$, $MUXR.1 \leftarrow 4 \times IDEX.imm$,

$CMP.true \leftarrow IDEX[CMPTue]$ {make CMP true}

• $[!flushF \wedge IDEX[IR].op \in [0x02..0x03]]$

• $IDEX[IMM] \leftarrow SignExt(RF[IFID[IR].imm], jxF)$
 $[jxF \leftarrow 1]$
 {Note use of 26-bit addr}

To unconditionally perform:
 $NxPC \leftarrow 0 + imm \times 4$

• $IDEX[ALUOP] \leftarrow ADD$

• $IDEX[xMUXL] \leftarrow 2$

• $IDEX[xMUXR] \leftarrow 1$

• $IDEX[CMPTue] \leftarrow 1$

• $[!flushF \wedge IFID[IR].op = 0x03]$
 {extra for jal instruction}

• $IDEX[nxPC] \leftarrow IFID[nxPC]$

• $xMUXT \leftarrow 2$ {for $RW \leftarrow 31$ }

• $IDEX[xMUXW] \leftarrow 1$


• $IDEX[WB] \leftarrow 1$

Setup jump addresses

Setup for address arith

Setup for jal instr

Instruction decode and register fetch: Jump [and link]



Jumps (j, jal): $PC \leftarrow JAddr$, $[jal] \wedge R[31] \leftarrow PC+4$	
j/jal-op	imm
31-26	25-0

Opcodes: 0x02 (j), 0x03 (jal)

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$, $MUXT.2 \leftarrow 31$

{for $R[31]$ }, $MUXL.2 \leftarrow 0$, $MUXR.1 \leftarrow 4 \times IDEX.imm$,

$CMP.true \leftarrow IDEX[CMPTue]$ {make CMP true}

• $[!flushF \wedge IDEX[IR].op \in [0x02..0x03]]$

• $IDEX[IMM] \leftarrow SignExt(RF[IFID[IR].imm], jxtF)$
 $[jxtF \leftarrow 1]$
 {Note use of 26-bit addr}

To unconditionally perform:
 $NxPC \leftarrow 0 + imm \times 4$

• $IDEX[ALUOP] \leftarrow ADD$

• $IDEX[xMUXL] \leftarrow 2$

• $IDEX[xMUXR] \leftarrow 1$

• $IDEX[CMPTue] \leftarrow 1$

• $[!flushF \wedge IFID[IR].op = 0x03]$
 {extra for jal instruction}

• $IDEX[nxPC] \leftarrow IFID[nxPC]$

• $xMUXT \leftarrow 2$ {for $RW \leftarrow 31$ }

• $IDEX[xMUXW] \leftarrow 1$


• $IDEX[WB] \leftarrow 1$

Setup jump addresses

Setup for address arith

Setup for jal instr

Instruction decode and register fetch: Jump [and link] register



Jumps w/reg (jr, jalr): $PC \leftarrow rs, [jalr] \wedge R[31] \leftarrow PC+4$			
0	rs	...	0x08/0x09
31-26	25-21	...	5-0

Opcodes: 0/0x08 (jr), 0/0x09 (jalr)

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$

- $[\neg stallIF \wedge \neg flushF \wedge$
 $IFID[IR].op=0 \wedge$
 $IFID[IR].funct \in [0x08..0x09]]$

{Stall on rs?}

To achieve: $NxPC \leftarrow rs$,
unconditionally

- $IDEX[ALUOP] \leftarrow ADD$
- $IDEX[xMUXL] \leftarrow 1$
- $IDEX[xMUXR] \leftarrow 3$
- $IDEX[CMPTtrue] \leftarrow 1$


Setup for
address arith

- $[IFID[IR].funct=0x09]$
{extra for jalr instruction}

- $IDEX[nxPC] \leftarrow IFID[nxPC]$
- $xMUXT \leftarrow 2$ {for $RW \leftarrow 31$ }
- $IDEX[xMUXW] \leftarrow 1$
- $IDEX[WB] \leftarrow 1$

Setup for
jalr instr

Instruction decode and register fetch: Jump [and link] register



Jumps w/reg (jr, jalr): $PC \leftarrow rs, [jalr] \wedge R[31] \leftarrow PC+4$			
0	rs	...	0x08/0x09
31-26	25-21	...	5-0

Opcodes: 0/0x08 (jr), 0/0x09 (jalr)

Hardwired: $flushF \leftarrow CMP.out \vee IFID[NOP]$

- $[\neg stallF \wedge \neg flushF \wedge$
 $IFID[IR].op=0 \wedge$
 $IFID[IR].funct \in [0x08..0x09]]$

{Stall on rs?}

To achieve: $NxPC \leftarrow rs$,
unconditionally

- $IDEX[ALUOP] \leftarrow ADD$
- $IDEX[xMUXL] \leftarrow 1$
- $IDEX[xMUXR] \leftarrow 3$
- $IDEX[CMPTtrue] \leftarrow 1$


Setup for
address arith

- $IFID[IR].funct=0x09$
{extra for jalr instruction}

- $IDEX[nxPC] \leftarrow IFID[nxPC]$
- $xMUXT \leftarrow 2$ {for $RW \leftarrow 31$ }
- $IDEX[xMUXW] \leftarrow 1$
- $IDEX[WB] \leftarrow 1$

Setup for
jalr instr

Instruction decode and register fetch: LW-type



LW-type (lw): $rt \leftarrow M[rs+imm]$			
0x23	rs	rt	imm
31-26	25-21	20-16	15-0

Opcode: 0x23

• $[!flushF \wedge IFID[IR].op=0x23]$
 {Stall on rs?}

• $IDEX[RSD] \leftarrow RF[IFID[IR].rs]$

• $IDEX[IMM] \leftarrow SignExt$
 $(RF[IFID[IR].imm], jxtF)$
 $[jxtF \leftarrow 0]$

• $IDEX[RW] \leftarrow IFID[IR].rt$
 $[xMUXT \leftarrow 0]$

• $IDEX[ALUOP] \leftarrow ADD$

• $IDEX[xMUXL] \leftarrow 0$

• $IDEX[xMUXR] \leftarrow 0$

• $IDEX[DMRF] \leftarrow 1$

• $IDEX[DMWF] \leftarrow 0$

• $IDEX[CMPE_n] \leftarrow 0$

• $IDEX[WB] \leftarrow 1$

• $IDEX[xMUXW] \leftarrow 2$


Setup rs,
imm, rt (dest)

ALU
setup

DM read
setup

WB
setup

Instruction decode and register fetch: LW-type



LW-type (lw): $rt \leftarrow M[rs+imm]$			
0x23	rs	rt	imm
31-26	25-21	20-16	15-0

Opcode: 0x23

- $[!flushF \wedge IFID[IR].op=0x23]$

{Stall on rs?}

- $IDEX[RSD] \leftarrow RF[IFID[IR].rs]$

- $IDEX[IMM] \leftarrow SignExt(RF[IFID[IR].imm], jxtF)$
[jxtF ← 0]

- $IDEX[RW] \leftarrow IFID[IR].rt$
[xMUXT ← 0]

- $IDEX[ALUOP] \leftarrow ADD$

- $IDEX[xMUXL] \leftarrow 0$

- $IDEX[xMUXR] \leftarrow 0$

- $IDEX[DMRF] \leftarrow 1$

- $IDEX[DMWF] \leftarrow 0$

- $IDEX[CMPE_n] \leftarrow 0$

- $IDEX[WB] \leftarrow 1$

- $IDEX[xMUXW] \leftarrow 2$


Setup rs,
imm, rt (dest)

ALU
setup

DM read
setup

WB
setup

Instruction decode and register fetch: LW-type



LW-type (lw): $rt \leftarrow M[rs+imm]$			
0x23	rs	rt	imm
31-26	25-21	20-16	15-0

Opcode: 0x23

- $[\text{!flushF} \wedge \text{IFID}[\text{IR}].\text{op}=0\text{x23}]$

{Stall on rs?}

- $\text{IDEX}[\text{RSD}] \leftarrow \text{RF}[\text{IFID}[\text{IR}].\text{rs}]$

- $\text{IDEX}[\text{IMM}] \leftarrow \text{SignExt}(\text{RF}[\text{IFID}[\text{IR}].\text{imm}], \text{jxtF})$
[jxtF ← 0]

- $\text{IDEX}[\text{RW}] \leftarrow \text{IFID}[\text{IR}].\text{rt}$
[xMUXT ← 0]

- $\text{IDEX}[\text{ALUOP}] \leftarrow \text{ADD}$

- $\text{IDEX}[\text{xMuxL}] \leftarrow 0$

- $\text{IDEX}[\text{xMuxR}] \leftarrow 0$

- $\text{IDEX}[\text{DMRF}] \leftarrow 1$

- $\text{IDEX}[\text{DMWF}] \leftarrow 0$

- $\text{IDEX}[\text{CMPEn}] \leftarrow 0$

- $\text{IDEX}[\text{WB}] \leftarrow 1$

- $\text{IDEX}[\text{xMuxW}] \leftarrow 2$


Setup rs,
imm, rt (dest)

ALU
setup

DM read
setup

WB
setup

Instruction decode and register fetch: LW-type



LW-type (lw): $rt \leftarrow M[rs+imm]$			
0x23	rs	rt	imm
31-26	25-21	20-16	15-0

Opcode: 0x23

- $[\text{!flushF} \wedge \text{IFID}[\text{IR}].\text{op}=0\text{x23}]$

{Stall on rs?}

- $\text{IDEX}[\text{RSD}] \leftarrow \text{RF}[\text{IFID}[\text{IR}].\text{rs}]$

- $\text{IDEX}[\text{IMM}] \leftarrow \text{SignExt}(\text{RF}[\text{IFID}[\text{IR}].\text{imm}], \text{jxtF})$
[jxtF ← 0]

- $\text{IDEX}[\text{RW}] \leftarrow \text{IFID}[\text{IR}].\text{rt}$
[xMUXT ← 0]

- $\text{IDEX}[\text{ALUOP}] \leftarrow \text{ADD}$

- $\text{IDEX}[\text{xMuxL}] \leftarrow 0$

- $\text{IDEX}[\text{xMuxR}] \leftarrow 0$

- $\text{IDEX}[\text{DMRF}] \leftarrow 1$

- $\text{IDEX}[\text{DMWF}] \leftarrow 0$

- $\text{IDEX}[\text{CMPEn}] \leftarrow 0$

- $\text{IDEX}[\text{WB}] \leftarrow 1$

- $\text{IDEX}[\text{xMuxW}] \leftarrow 2$


Setup rs,
imm, rt (dest)

ALU
setup

DM read
setup

WB
setup

Instruction decode and register fetch: SW-type



SW-type (sw): $M[rs+imm] \leftarrow rt$			
0x2b	rs	rt	imm
31-26	25-21	20-16	15-0

Opcode: 0x2b

- $[\text{!stallF} \wedge \text{!flushF} \wedge \text{IFID[IR].op}=0x2b]$

{Stall on rs or rt?}

- $\text{IDEX[RTD]} \leftarrow \text{RF[IFID[IR].rt]}$
- $\text{IDEX[RSD]} \leftarrow \text{RF[IFID[IR].rs]}$
- $\text{IDEX[IMM]} \leftarrow \text{SignExt}(\text{RF[IFID[IR].imm]}, \text{jxtF})$
[jxtF ← 0]
- $\text{IDEX[RW]} \leftarrow \text{IFID[IR].rt}$
[xMUXT ← 0]

Setup rs, imm
rt (source)

- $\text{IDEX[ALUOP]} \leftarrow \text{ADD}$

- $\text{IDEX[xMuxL]} \leftarrow 0$

- $\text{IDEX[xMuxR]} \leftarrow 0$

ALU setup


- $\text{IDEX[DMRF]} \leftarrow 0$

- $\text{IDEX[DMWF]} \leftarrow 1$

- $\text{IDEX[CMPEn]} \leftarrow 0$

DM write setup

Instruction decode and register fetch: SW-type



SW-type (sw): $M[rs+imm] \leftarrow rt$			
0x2b	rs	rt	imm
31-26	25-21	20-16	15-0

Opcode: 0x2b

- $[\text{!stallF} \wedge \text{!flushF} \wedge \text{IFID[IR].op} = 0x2b]$

{Stall on rs or rt?}

- $\text{IDEX[RTD]} \leftarrow \text{RF}[\text{IFID[IR].rt}]$
- $\text{IDEX[RSD]} \leftarrow \text{RF}[\text{IFID[IR].rs}]$
- $\text{IDEX[IMM]} \leftarrow \text{SignExt}(\text{RF}[\text{IFID[IR].imm}], \text{jxtF})$
[jxtF ← 0]
- $\text{IDEX[RW]} \leftarrow \text{IFID[IR].rt}$
[xMUXT ← 0]

Setup rs, imm
rt (source)


- $\text{IDEX[ALUOP]} \leftarrow \text{ADD}$
- $\text{IDEX[xMUXL]} \leftarrow 0$
- $\text{IDEX[xMUXR]} \leftarrow 0$

ALU
setup

- $\text{IDEX[DMRF]} \leftarrow 0$
- $\text{IDEX[DMWF]} \leftarrow 1$
- $\text{IDEX[CMPEn]} \leftarrow 0$

DM write
setup

Instruction decode and register fetch: SW-type



SW-type (sw): $M[rs+imm] \leftarrow rt$			
0x2b	rs	rt	imm
31-26	25-21	20-16	15-0

Opcode: 0x2b

- $[\text{!stallF} \wedge \text{!flushF} \wedge \text{IFID[IR].op}=0x2b]$

{Stall on rs or rt?}

- $\text{IDEX[RTD]} \leftarrow \text{RF[IFID[IR].rt]}$
- $\text{IDEX[RSD]} \leftarrow \text{RF[IFID[IR].rs]}$
- $\text{IDEX[IMM]} \leftarrow \text{SignExt}(\text{RF[IFID[IR].imm]}, \text{jxtF})$
[jxtF ← 0]
- $\text{IDEX[RW]} \leftarrow \text{IFID[IR].rt}$
[xMUXT ← 0]
- $\text{IDEX[ALUOP]} \leftarrow \text{ADD}$
- $\text{IDEX[xMuxL]} \leftarrow 0$
- $\text{IDEX[xMuxR]} \leftarrow 0$
- $\text{IDEX[DMRF]} \leftarrow 0$
- $\text{IDEX[DMWF]} \leftarrow 1$
- $\text{IDEX[CMPEn]} \leftarrow 0$


Setup rs, imm
rt (source)

ALU
setup

DM write
setup

Execute


Hardwired:



No controller is needed for this stage, as all necessary signals are derived from EXM

- $ALU.left \leftarrow MUXL.out$
- $ALU.right \leftarrow MUXR.out$
- $ALU.op \leftarrow IDEX[ALUOP]$
- $EXM[brT] \leftarrow CMP.out$
- $EXM[ALUOut] \leftarrow ALU.out$
- $EXM[DMRF] \leftarrow IDEX[DMRF]$
- $EXM[DMWF] \leftarrow IDEX[DMWF]$
- $EXM[WB] \leftarrow IDEX[WB]$
- $EXM[RW] \leftarrow IDEX[RW]$
- $EXM[xMUXW] \leftarrow IDEX[xMUXW]$
- $CMP.inv \leftarrow IDEX[CMPIInv]$
- $CMP.en \leftarrow IDEX[CMPEn]$
- $MUXL.0 \leftarrow IDEX[RSD]$
- $MUXL.2 \leftarrow 0$
- $MUXR.0 \leftarrow IDEX.imm$
- $MUXR.1 \leftarrow 4 \times IDEX.imm$
- $MUXR.2 \leftarrow IDEX[RTD]$

Memory access




No controller is needed for this stage, as all necessary signals are derived from EXM

Hardwired:

- $DM.Addr \leftarrow EXM[DMAddr]$
- $DM.WIn \leftarrow EXM[ALUOut]$
- $MWB[DMROut] \leftarrow DM.ROut$
- $DM.R \leftarrow EXM[DMRF]$
- $DM.W \leftarrow EXM[DMWF]$
- $MWB[ALUOut] \leftarrow EXM[ALUOut]$
- $MUXP.1 \leftarrow EXM[ALUOut]$
- $MUXP.0 \leftarrow Adder.out \{PC+4\}$
- $MUXP.cntl \leftarrow EXM[brT]$
- $NxPC \leftarrow MUXP.out$
- $MWB[NxPCSeq] \leftarrow EXM[NxPCSeq]$
- $MWB[WB] \leftarrow EXM[WB]$
- $MWB[RW] \leftarrow EXM[RW]$
- $MWB[xMUXW] \leftarrow EXM[xMUXW]$

Write back




Hardwired:

- $MUXW.ctrl \leftarrow MWB[xMUXW]$
- $MUXW.0 \leftarrow MWB[ALUOut]$
- $MUXW.1 \leftarrow MWB[N \times PCSeq]$
- $MUXW.2 \leftarrow MWB[DMROut]$
- $RF.RW \leftarrow MWB[RW]$
- $RF.RWD \leftarrow MUXW.out \text{ \{WB Data\}}$

No controller is needed for this stage, as all necessary signals are derived from EXM

Contraction to a four stage pipeline



- MEM and WB stages can be merged, dropping the MWB inter pipeline register
- Wires and buses are directly connected
- Unlike before, writing to RF happens late in the clock cycle, opening another possibility of RAW hazard
- Clock cycle for ID will have to be extended to avoid this hazard, leading to lower performance

Pipeline performance

- A k -stage pipelined CPU can ideally process n instructions in $k + n - 1$ cycles
- k cycles are needed to complete the first task
- $n - 1$ cycles are needed to complete the remaining $n - 1$ tasks
- Ideal speedup of a k -stage pipeline over serial execution, assuming non-pipeline CPU takes k cycles per instruction (assuming same fabrication technology for both CPUs):
$$S_k = \frac{\text{Serial execution in cycles}}{\text{Pipelined execution in cycles}} = \frac{nk}{k+n-1}, S_k \rightarrow k \text{ for large } n$$
- In practice, the speed up is hard to predict on account of stalls and flushes that slow down the pipeline

Pipeline performance considering delays

- If $\tau_i \equiv$ time delay in stage S_i , clock cycle $\tau_k^p = \max(\tau_i)$ is the maximum stage delay of the k -stage pipelined CPU
- The time delay of the non-pipeline CPU (assuming single cycle operation) will be $\tau^u \leq \sum_i \tau_i$ (inter-pipeline stage registers absent)
- $S_k = \frac{\text{Serial execution time}}{\text{Pipelined execution time}} = \left(\frac{n}{k+n-1} \right) \left(\frac{\tau^u}{\tau_k^p} \right)$, ideal sequence of n operations
- $\frac{\tau^u}{\tau_k^p} \leq k$; $S_k \leq \frac{nk}{k+n-1}$; $S_k \rightarrow \frac{\tau^u}{\tau_k^p}$ for large n

Example

Consider a 5-stage pipeline CPU with stage delays as: IF = EX = MEM = 200 ps; RF read = RF write = 150 ps; decoding = 50ps

Decoding is mostly concurrent with RF read, additional delay is neglected.

Clock cycle for single-cycle non-pipelined CPU:

$$200 + 150 + 200 + 200 + 150 = 900\text{ps}$$

Clock cycle for pipelined CPU: $\max(200, 150) = 200\text{ps}$

$$\text{Speedup of pipelined CPU} = \frac{900}{200} = 4.5$$