

Binary Adder

There are two types of Binary Adder. They are:


i) Half Adder

ii) Full Adder

i) Half Adder:

A combinational circuit that can perform binary addition of two bits.

A	B	Sum	Carry
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1



ii) Full-Adder: A combinational circuit that can perform binary Addition of 3 bits.

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

BC	00	01	11	10
A	m ₀	m ₂	m ₃	m ₂
	m ₄	m ₅	m ₇	m ₆

BC	00	01	11	10
A	m ₀	m ₂	m ₃	m ₂
	m ₄	m ₅	m ₇	m ₆

$$\text{Carry} = G_{I\bar{I}} + G_{I\bar{I}\bar{I}} + G_{I\bar{I}\bar{I}}$$

$$= BC + AC + AB$$


$$= AB + BC + AC$$

3 NAND gate


2 OR gate

$$\text{Sum} = \bar{A}\bar{B}C + A\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC$$

$$= A \oplus B \oplus C$$



Full Adder Using Half Adders



Subtraction

$$\begin{array}{r}
 0000 \\
 1110 \\
 \hline
 -0011 \\
 \hline
 1011
 \end{array}$$


$$\begin{array}{r}
 10001101 \\
 01101011 \\
 \hline
 00000010
 \end{array}$$

Binary Subtractor

⇒ Two types of subtractors are there:

i) Half Subtractor → 2-bit

ii) Full Subtractor
n-bit



↳ Borrow from the next stage

Half Subtractor:

A	B	Diff	Br
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$= \bar{A}B$$

	B	0	1
A	0	m_0	m_1
1	0	m_2	m_3

For Borrow,

$$F = \bar{A}B \quad 1 \text{ NOT}$$

$$1 \text{ AND}$$




Fig: Half Subtractor

Full Subtractor:

A	B	C	Diff	Br
0	0	0	0	0
0	¹⁰⁼² 0	1	1	1
¹⁰⁼² 0	¹ 2	0	1	1
¹⁰⁼² 0	1	1	0	1
1	¹ 0	0	1	0
1	¹ 0	1	0	0
1	¹ 2	0	0	0
1	2	2	2	2

For Diff,

	BC	00	01	11	10
A	-	0	1	1	0
0	-	1	2	2	2


$$\text{Difference} = \bar{A}\bar{B}c + \bar{A}B\bar{c} + A\bar{B}\bar{c} + ABC$$

$$= A \oplus B \oplus C$$

For Borrow,


$$\text{Borrow} = \overline{A}C + BC + \overline{A}B$$

A	B	C	00	01	11	10
0	0	0	0	1	1	1
1	0	0	1	1	1	0




Binary Parallel Adder (4-bit)


↗ 4 full-Adders in parallel

Encoder

↗ A binary encoder is a combinational circuit that converts 2^n input lines into n outputs.

Application

i) Keyboard



ii) Communication system for data compression

iii) Microprocessor

Types: i) Binary encoder; $2^n \rightarrow n$

condition: only one input is high at a time.

ii) Priority encoder

iii) Decimal to BCD encoder


iv) Octal to Binary

v) Hexadecimal to " "

Binary Encoder

4×2 \rightarrow 4 input 2 output (pattern)


D_3	D_2	D_1	D_0	A	B
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	1	1	1




$$A = D_2 + D_3$$

$$B = D_1 + D_3$$

2 OR



8x3 Binary Encoder





D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A	B	C
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$A = D_4 + D_5 + D_6 + D_7$$

$$B = D_2 + D_3 + D_6 + D_7$$

$$C = D_2 + D_3 + D_5 + D_7$$






Priority Encoder

$D_3 > D_2 > D_1 > D_0$

D_3	D_2	D_1	D_0	A	B	V
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	2
0	1	0	0	1	0	1
1	0	0	0	1	1	1
1x	1x	1x	1x			

valid input



$$V = D_3 + D_2 + D_1 + D_0 \quad (D_3 > D_2 > D_1 > D_0) \text{ Applied}$$

as usual

instead of "X" will be used

for A, B input

K-map A

		D ₂ D ₀	D ₃ D ₂
		00	01
D ₃	00	1 1 1 1	
	01	1 1 1 1	
11	1 1 1 1	1 1 1 1	
10	1 1 1 1	1 1 1 1	

B

		D ₂ D ₀	D ₃ D ₂
		00	01
D ₃	00		
	01		
11	1 1 1 1	1 1 1 1	
10	1 1 1 1	1 1 1 1	

$$A = D_3 + D_2$$


$$B = D_3 + \overline{D}_2 D_1$$

Lecture-4

26.04.2025

Decimal to BCD encoders

Decimal (0-9)



Truth


High Input	A ₃	A ₂	A ₁	A ₀
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

$$A_3 = D_8 + D_9$$


$$A_2 = D_4 + D_5 + D_6 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_0 = D_1 + D_3 + D_5 + D_7 + D_9$$



Octal to Binary




High Input	A_2	A_1	A_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

$$A_2 = D_4 + D_5 + D_6 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_0 = D_1 + D_3 + D_5 + D_7$$



Decoder


2x4 Decoder

1x2 Decoder


8x3 Decoder

Definition: A combinational circuit that takes n numbers of inputs and provides 2^n numbers of outputs, used to decode the previously encode information.


1x2 Decoder



A0	D1	D0
0	0	1
1	1	0



2x4 Decoder




A1	A0	D3	D2	D1	D0
0	0	0	0	0	0
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$$D_3 = A_2 A_0$$

$$D_2 = A_2 \bar{A}_0$$

$$D_1 = \bar{A}_2 A_0$$

$$D_0 = \bar{A}_2 \bar{A}_0$$




Lecture - 06

22.04.2023

3x8 Decoder

Lecture - 5



A ₂	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

$$D_7 = A_2 A_1 A_0$$

$$D_6 = A_2 A_1 \bar{A}_0$$

$$D_5 = A_2 \bar{A}_1 \bar{A}_0$$

$$D_4 = A_2 \bar{A}_1 \bar{A}_0$$

$$D_3 = \bar{A}_2 A_1 A_0$$


$$D_2 = \bar{A}_2 A_1 \bar{A}_0$$

$$D_1 = \bar{A}_2 \bar{A}_1 \bar{A}_0$$

$$D_0 = \bar{A}_2 \bar{A}_1 \bar{A}_0 \quad \left. \begin{matrix} \{3 \text{ bit Binary}\} \\ \text{minterm} \end{matrix} \right\}$$

table - দ্রুত করণ মাধ্যম,

corresponding binary প্রক্রিয়া



D_{D_6}

D_{D_5}

D_{D_4}

D_{D_3}



D_{D_2}

D_{D_1}

D_{D_0}

Binary probability

3x8 Decoder using two 2x4 Decoder



A_0	A_1	A_2
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

প্রারম্ভ ইনপুট পিতৃ মডেল

Mano

chapter-3

P-(144-146) Decoder

P- 152 (Adder using)

P-153 (Encoder)


-153 (priority Encoder)

07.05.2025

MultiplexersMorris - 156 page

- ① Multiplexer is a combinational circuit that selects information from one of many input lines and directs the information to only one output line.


- ② multiplexer works as a selector



rule:

 $2^n \rightarrow$ Input line $n \rightarrow$ selection line $1 \rightarrow$ Output line

2x1 Multiplexer



Truth Table

E	S	Y
0	X	0
1	0	I_0
1	1	I_1



{ Enable 0 ৱেল circuit কাজ করবে না।

{ Enable 1 ৱেল circuit active


{ S এর value 0 ৱেল

Circuit:

$$E\bar{S}I_0 + FS I_1 \\ = E(\bar{S}I_0 + SI_1)$$



#9x1 Multiplexers




Truth Table:

S_1	S_0	$\otimes Y$
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3


Decimal representation of Binary number

Circuit:

$$\bar{S}_1 S_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$




2tr 2x1 MUX फॉर 1tr 1x1 MUX :



Truth Table

E	S	Y
1	0	I0
1	1	I1
0	0	I2
0	1	I3


without using Enable



पहले S एवं I0/I1 select
एवं I2/I3 select
करना

दूसरे S एवं I1/I2 select
करना

==


8×1 MUX using 2×1 MUX

S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

Q. Design a 8×1 MUX using MUX (2×2) , given that,

$$Y = I_2$$

Q. Design " 4×1 " " 2×1 MUX, for $Y = I_2$




8×1 MUX using 4×1 MUX

0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1

Full Adder Using Decoder

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$\begin{aligned} \text{Sum} &= D_0 + D_2 + D_4 + D_7 \\ &= D_1 + D_3 + D_5 + D_6 \end{aligned}$$

Half Adder Using Decoder

Sequential Circuit

⇒ Sequential circuit is a logic circuit whose output depends on the present input as well as past output on past sequence of input

Application:

- i) Flip-Flop (memory)
- ii) Timers
- iii) Counter





Fig: Block diagram of a sequential circuit.

Latch

Types:

- i) SR Latch (Set-Reset Latch)
- ii) T Latch (Toggling Latch)
- iii) D Latch




i) SR Latch (Set-Reset):


can be implemented in two ways:

- i) NAND Latch
- ii) NOR Latch

NAND Latch




NOR Latch



NOR SR Latch


Lecture - 8
19.05.2025

For NOR gate if any of the input \equiv output will be 0.



NOR (TT) \rightarrow

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0



$Q = 1$, set state; set the output to 1

Reset input 0 (0) (reset)

Case-1:

For, $R = 0, S = 1$

Output $\underbrace{Q = 1, \bar{Q} = 0}_{\text{previous stage}}$

For, $R = 0, S = 0$

Output $\rightarrow Q = 1, \bar{Q} = 0$

\therefore therefore the previous output has been restored.

Case-2:

For,

$R = 1, S = 0$

Output, $\underbrace{Q = 0, \bar{Q} = 1}_{\text{Reset state}}$

reset to 0

If both of the inputs are removed,

$R = 0, S = 0$

Output $Q = 0, \bar{Q} = 1$

\therefore therefore previous output has been restored

Case - 3:

For, $R = 1, S = 1$


Output, $\{ Q = 0, \bar{Q} = 0 \}$ } \rightarrow undefined condition
[since $Q \neq \bar{Q}$]*

$S = 1; R = 1$, this will not be used in case of NOR SR Latch, as the result output is not acceptable.

Truth Table for NOR SR Latch

S	R	Q	\bar{Q}	states
1	0	1	0	set state
0	0	1	0	
0	1	0	1	Reset state
0	0	0	1	
1	1	0	0	Undefined state

#NAND SR Latch



Truth Table (NAND)

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

In case of NAND gate, if any of the input is 0 output will be 1

Case - 1:

{initially $\bar{Q} = 0$ }

When, $S = 0, R = 1$

Output, $Q = 1, \bar{Q} = 0$

when,

$S = 1, R = 1$

Output, $Q = 1, \bar{Q} = 0$

set state

therefore the previous output has been restored

State	0	0	0	1
Initial State	1	0	1	0
Set State	0	1	0	1
Reset State	1	1	0	0

(9-FL3) Page 3
OCNC circuit

Case-2:

When,

$$S = 1, R = 0$$

Output, $Q = 0, \bar{Q} = 1$

~~Both of inputs~~

when both inputs will be turned 1.

$$S = 1, R = 1$$

Output,

$$Q = 0, \bar{Q} = 1$$

therefore the previous output has been restored.

Case-3

When,

$$S = 0, R = 0; \text{ Output, } Q = 1, \bar{Q} = 1 \rightarrow \text{undefined state}$$

$\therefore Q \neq \bar{Q}$ {condition}

$S = 0; R = 1$, this will not be used in case of NAND SR Latch; as the result output is not acceptable.

TT for NAND SR Latch;

Monis mando


chap-4 (217-P)

S	R	Q	\bar{Q}	State
0	1	1	0	
1	1	1	0	Set state
1	0	0	1	
1	1	0	1	Reset state
0	0	1	1	undefined state

C-Symbol

D Latch

$$D = X$$



Initially, $C = 0$

$S = 1, R = 1$ previous state will be restored.

Output of the previous state will be

When,

$$C = 1, D = 0$$

$$Q = 0, \bar{Q} = 1$$



Reset state

When,


$$C = 1, D = 1$$

$$Q = 1, \bar{Q} = 0$$

Set state



Flip-Flop, Counter



level triggering

if low, state will not change

if high, " " change

Flip - Flop

i) SR Flip - Flop (Set - Reset Flip...)


ii) D - Flip - Flop

iii) JK - Flip - Flop (Toggling)

iv) T - Flip - Flop (Toggling)

Flip-Flop

SR Flip-Flop



If $CLK = 0$, $A = 1$, $B = 1$, $\underbrace{Q_{n+1}}_{\text{present}} = \underbrace{Q_n}_{\text{previous}}$

$$A = \overline{S \cdot CLK}$$

$$B = \overline{R \cdot CLK}$$

memory

state

$$\underbrace{Q_{n+1}}_{\text{present}} = \underbrace{Q_n}_{\text{previous}}$$

when,

$$CLK = 1, S = 0, R = 1$$

$A = \overline{S \text{ (original)}}$ input to SR Latch is,
 $S = 1, R = 0$

$$B = \overline{R \text{ (original) }} \quad \therefore \quad Q = 0, \bar{Q} = 1$$

when,


$$CLK = 1, S = 1, R = 0$$

input to SR Latch is, $S^* = 0, R^* = 1$

$$S^* = \bar{S}$$

$$Q = 1, \bar{Q} = 0$$

$$R^* = \bar{R}$$



when,

$$CLK = 1, S = 1, R = 1$$

input to SR Latch is,

$$S^* = 0, R^* = 0$$

$$Q = 1, \bar{Q} = 1$$


$$Q \neq \bar{Q}$$

undefined condition

Truth table


CLK	S	R	Q_{n+1}	\bar{Q}_{n+1}
0	x	x	Q_n	\bar{Q}_n (memory)
1	0	1	0	1
1	1	0	1	0
1	0	0	Q_n	\bar{Q}_n (memory)
1	1	1	1	1 (invalid)

D = Flip-Flop



CLK	D	Q_{n+1}	$\overline{Q_{n+1}}$
0	x	Q_n	$\overline{Q_n}$ (memory)
1	0	0	1
1	1	1	0

JK-Flip-Flop



Truth Tables

(SR Latch)

S	R	Q	\bar{Q}
0	1	1	0
1	0	0	1

(SR Flip-Flop)

S	R	Q	\bar{Q}
0	1	0	1
1	0	1	0

When,

$$CLK = 0, \quad J = x, \quad K = x$$

$$Q_{n+1} = Q_n$$

$$\bar{Q}_{n+1} = \bar{Q}_n$$

present = \oplus
previous = \ominus

When,

$$CLK = 1, J = 0, K = 1$$

Output, $Q = 0, \bar{Q} = 1$

When,

$$CLK = 1, J = 1, K = 0$$

Output $Q = 1, \bar{Q} = 0$

When,

$$CLK = 1, J = 0, K = 0$$

Output, $Q_{n+1} = Q_n, \bar{Q}_{n+1} = \bar{Q}_n$

When,

$$CLK = 1, J = 1, K = 1$$

Let's assume,

for NAND gate-1, Inputs
are, 1, 1, 1

$$Q_n = 0$$

$$\bar{Q}_n = 1$$

$$\therefore \text{Output} = 0, S = 0$$

Output,

$$Q_{n+1} = 1$$

$$\bar{Q}_{n+1} = 0$$

for NAND gate-2, Inputs
are, 0, 1, 1

$$\text{Output} = 1, R = 1$$

Now,

$$Q_{n+1} = 1, \quad \overline{Q_{n+1}} = 0$$

For NAND gate - 1

$$\text{Inputs} = 0, 1, 1$$

$$\therefore \text{Output} = 1, S = 1$$

For NAND gate - 2

$$\text{inputs} = 1, 1, 1$$

$$\text{Output} = 0, R = 0$$

$$Q_n (0, 1, 0, 1, \dots)$$


$$\overline{Q_n} (1, 0, 1, 0, \dots)$$

Output keeps Q and \bar{Q} keeps changing from 0 to 1, 1 to 0 (toggling)


Truth Table

CLK	J	CKA	Q_{n+1}	$\overline{Q_{n+1}}$	state
0	X	X	Q_n	$\overline{Q_n}$	memory
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	0	0	Q_n	$\overline{Q_n}$	memory
1	1	1	0, 1, 0, 1	1, 0, 1, 0	togle

T flip-flop



(gate circuit)



Truth Table


CLK	T	Q_{n+1}	\bar{Q}_{n+1}
0	x	Q_n	\bar{Q}_n
1	0	Q_n	\bar{Q}_n
1	1	0, 1, 0, 1	1, 0, 1, 0



(toggle)

Q. Synchronous vs Asynchronous

Q. Toggling




Lecture-11

27.05.2025

⇒ Shift is a sequential circuit, that is made of flip-flops and can store multiple bits of data basically D flip-flop.

⇒ multiple data store করতে পারে।

⇒ 1 bit data use কোন flip-flop



= 3 bit data store করতে পারে।

A n bit register is made of n number of flip-flop and can store m bit of data.

মনে করো একটি রেজিস্টার flip-flop 4 bit এর store করবে।

Types:

i) Serial In Serial Out (SISO)



Input → one bit at a time


Output → one bit at a time.

→ used in right shifting or left shifting

ii) Serial In Parallel Out (SIPO)

Input → one bit at a time

Output → all bits simultaneously



input କେବଳ ଏକ ମନ୍ତ୍ରର
ଦ୍ୱାରା କିମ୍ବା କିମ୍ବା କିମ୍ବା
ପରିଚିତ କରିବାକୁ ଆବଶ୍ୟକ
ଆବଶ୍ୟକ ହେଉ ପାଞ୍ଚ ମନ୍ତ୍ରର


used in serial to parallel conversion

iii) Parallel In Serial Out (PISO)

Input → all bit at a time

Output → one bit at a time


used in parallel to serial conversion



iv) Parallel In Parallel Out (PIPO)

Input → All bit at once

Output → All bit at time



No


Shifting operation in PIPo, only used as storage.

(SISO) follow up later? (ii)

SISO register (one bit → right)

Follow up later? (one bit → right)

1 bit SISO



* Say we want to right-shift 1021

মনে করুন আমি & সবার all 0 এর আছে।

অপরপর 1 bit Q3 এ 1 bit store রয়ে।

CLK	Q_3	Q_2	Q_1	Q_0
Initial Stage	0	0	0	0
1 st rising edge / clock pulse	1	0	0	0
2 nd clock rising edge. (\uparrow)	1	1	0	0
3 rd clock (\uparrow)	0	1	1	0
4 th clock (\uparrow)	1	0	1	1
5 th clock (\uparrow)	0	1	0	1
6 th clock (\uparrow)	0	0	0	1

data read করতে এর output নির্মাণ:

for a siso register to load n bit data, n num of clock pulse

একটি siso data load করতে ইলেক্ট্রনিক circuit এর truth table
→ store করতে ~~হলে~~ read/output করতে হোল্ড করা হবে 2^{n-1}

2022 → input 9 bit


output → 8-1
→ F

Shift register

Lecture-12

28.05.2025

Serial In Parallel Out (SIPO) register:




Truth Table:

CLK	Q_3	Q_2	Q_1	Q_0
Initially	0	0	0	0
1 st CLK (\uparrow)	1	0	0	0
2 nd CLK (\uparrow)	1	1	0	0
3 rd CLK (\uparrow)	0	1	1	0
4 th CLK (\uparrow)	1	0	1	1

Note: In case of a n bit SIPO register, n numbers of clock pulse are needed to load and store/read the data.

* Difference between SISO and SIPO


Parallel In Parallel Out (PIPO) register.



No shifting operation in PIPO can only store Data.

Note: In case of a PIPO register only one clock pulse is needed read/store data.

Extra : SR flip-Flop using NOR Latch



truth table.

SR flip-flop same

when
 $S=0, R=1, CLK=1$
then
 $S^*=0, R^*=1$
 $Q=0, \bar{Q}=1$