A REPORT ON SIMPLE AS POSSIBLE (SAP-1) COMPUTER

By

Mirazul Islam

Roll:1607062

Md. Atik Shahariar

Roll:1607065

Course Name: Digital System Design Laboratory

Course No: CSE4224



Submitted to:

Dr. Md. Aminul Haque Akhand

Professor, Dept. of CSE, KUET

Jakaria Rabbi

Assistant Professor, Dept. of CSE, KUET

Khulna University of Engineering & Technology Khulna 920300, Bangladesh

June 2021

Objectives: The purpose of this project is given below:

70 10010 about - spp-1 compuler


-> to warn about different components of-

-) to design a SAP-1 computer using logisin

Introduction: The simple-As-possible (SAP)-1 computers is a very basic model of— a micro processor explained by Albert pacel Malvino. The SAP-I design contains the basic necessations for a functional micro-processor. His promotely purpose is to develop basic undenstanding of— how a micro-processor works, interrects with memory and other parts of— the system like input— and output— The instruction set— is very limited and simple SAP-1 is the first— state in the evaluation—towards modern computers.

A bows organized compater. On registers outputs towards to the w bus one three state, this allows ordanity mansfer of data

wbas




eptpin ce in En in En Su Eu ling Lip

Fig 1. SAP-1 architecture,



Program counter: The program counter is reselted computer run. when the computer run begins, the PC sends address ood to memory. The PC then is incremented to get ood. After the first instruction is fetched and executed. In this way PC is keeping mark of the next instruction to fetched and executed.




Angul— and MAR: It includes the address and data switch megisters. Those switch megisters which are a paol— of— inpul— unit— allow to sind of address bits— and & data bits to the RAM. As recalled, instruction and data woods are written into RAM before a computer.

The MAPR is poot of SAP-1 memory

Develop a computer run. The address in PC

is latthed into MAR.



RAM: The RAM is a 16x8 static TTL

RAM. This allows one to store a priogram and

data in the memory before computer run. During
a computer run. RAM recreves y-bit— address from

MAR and a read of operation is performed. In

this wif. the data or instruction word in RAM.


is placed on the w bus for use in some

other pool— of the computer.

Instruction register (IR). IR is a part of each of eontrol unit. To fetch an instruction the computer does a memory operation,

This places the emtents of addressed memory tocation on where the same time.

If is sel- up for roading on the number positive clock edge the upper nibble is a two state output— and the lower nibble is a three -state output.



confice | 180 - sequences: Before each computer nun

a cir is sin/- to pe ann a cir signal

to the IR. This revers the pe to occo


and wipe out - the bi/- instruction to the IR,

A clock signal cir is sin/- to all buffer

registers. The confice - wood has a formal- of
con = cp Ep in CE II EI EA ED So Ev IR to

The wood determines how the negisters will

to the nixe- positive clock large.




8

Accumulator: An accumulator (B) is a buffer reegister that stores intermidiate answer during a computer reun gt they two outputs.

The two states output goes directly to adder-subtruetor. The threet-states output
goes to the w-bus. Therefore the 8-bit accumulator evant continously drives the arrentsubtructor, the same cooler appears on w

bus when Ep is high.



Adderc-submattor: SAP-1 was a 2's

complement— adderc-submatton when so is low.

The sum outpert— is


S=A+B.

when so is high, the difference appears

A=A+B'

J+ is affichationally when Eu is high. The

contents apear on the ways



(10)

B register: The B reegister is another buffer reegister. It is used in another operations.

A low of and positive elock large load


the evord on w bas on B reegister. The

two state output— of B reegister draines the


adden-subtractor, supplying the number to

be added on subtracted from the contents

of the accumulator.



computer run. the accumulator and of—
computer run. the accumulator and ins the
answer to the problem being solved. When En
is high and to is low the next-positive
clock edge hads the accumulator wood into
the output— register.





Binary display: The binary display is
a row of eight LEPS. Because each

LEP connects to one flip-flop of the

output pool the binarry display shows

the contents of the output poot.

Instruetion sel- of spp-1:

The SAP-I instruction set is given below:

1. LDA: LDA spands for "load the accumulator"

A compute to LED instruction includes the hera
decimel grass of— the dota to be loaded

the address of the word to be added. For instance add 19th muns add the contents of the memory location I'll to accumulation.

The memory location I'll to accumulation.

3. sun: It includes the address of wood to be subtricted. For example,
sun of means, a subtrial the contents of memory rocation exp from the contents
of the accumulator.

to Aconsform treansfer the accumulator contents to the output - poot. Out is computed by itself.

s. Het: Het stands for MALT. It

tells the computer to stop processing
data MLT makes the end of the

progresm. It must be all al the
end of the SAP-I progresm



Conclusion! By performing this project.

SAP-1 computer design is learny. On also

reacht how to design every compinents of
SAP-1 computer in logisim. We impended

SAP-1 computer in logisim using this component

Finally we rean a program in logisim and

checked the putpul using LED and displese

module. So is can be said that the

project is one puccessfully.