

# **A REPORT ON SIMPLE AS POSSIBLE (SAP-1) COMPUTER**

By

Mirazul Islam

Roll:1607062

Md. Atik Shahariar

Roll:1607065

Course Name: Digital System Design Laboratory

Course No: CSE4224



**Submitted to:**

**Dr. Md. Aminul Haque Akhand**

Professor, Dept. of CSE, KUET

**Jakaria Rabbi**

Assistant Professor, Dept. of CSE, KUET

Khulna University of Engineering & Technology  
Khulna 920300, Bangladesh

June 2021

1607062, 1607065

①

Objectives: The purpose of this project is given below:

- To learn about SAP-1 computer
- To learn about different components of SAP-1 computer
- To design a SAP-1 computer using logic

Introduction: The simple-as-possible (SAP)-1 computer is a very basic model of a micro processor explained by Albert Paul Malvino. The SAP-1 design contains the basic necessities for a functional micro-processor. Its primary purpose is to develop basic understanding of how a micro-processor works, interacts with memory and other parts of the system like input and output. The instruction set is very limited and simple. SAP-1 is the first state in the evaluation towards modern computers.

Fig - 1 shows the architecture of SAP-1, a bus organized computer. All registers outputs towards to the w bus are three state, this allows orderly transfer of data





Fig 1. SAP-1 architecture

3

Program counter: The program counter is reset to 0000 before each computer run. When the computer run begins, the PC sends address 0000 to memory. The PC then is incremented to get 0001. After the first instruction is fetched and executed, the PC sends address 0001 to memory again the PC is incremented. In this way, PC is keeping track of the next instruction to fetched and executed.






④

Input- and MAR: It includes the address and data switch registers. These switch registers which are a part of input unit, allow to send 7 address bits and 8 data bits to the RAM. As recalled, instruction and data words are written into RAM before a computer runs.

The MAR is part of SAP-1 memory. During a computer run, the address in PC is latched into MAR.




(5)

RAM: The RAM is a  $16 \times 8$  static TTL RAM. This allows one to store a program and data in the memory before computer run. During a computer run, RAM receives 4-bit address from MAR and a read operation is performed. In this way, the data or instruction word in RAM is placed on the w bus for use in some other part of the computer.

⑥

Instruction register (IR): IR is a part of control unit. To fetch an instruction, the computer does a memory operation. This places the contents of addressed memory location on w bus. At the same time, IR is set-up for loading on the next positive clock edge. The upper nibble is a two state output and the lower nibble is a three-state output.




7

Controlled - sequences: Before each computer run a  $\overline{CLR}$  is sent to PC and a  $\overline{CLR}$  signal to the IR. This resets the PC to 0000 and wipe out the last instruction to the IR. A clock signal  $CLK$  is sent to all buffer registers. The control word has a format of -

$$CON = C_p E_p \bar{E}_m \bar{C}_E \bar{L}_1 \bar{E}_1 \bar{E}_A E_D S_0 E_0 \bar{E}_3 \bar{L}_0$$


The word determines how the registers will to the next positive clock edge.





⑧

Accumulator: An accumulator (A) is a buffered register that stores intermediate answer during a computer runs for two outputs. The two state output goes directly to adder-subtractor. The three-state output goes to the w-bus. Therefore, the 8-bit accumulator even continuously drives the adder-subtractor, the same content appears on w-bus when  $E_p$  is high.




Adder-subtractor: SAP-1 uses a 2's complement — adder-subtractor. When  $S_0$  is low. The sum output — is

$$S = A + B.$$

When  $S_0$  is high, the difference appears


$$D = A - B.$$

It is asynchronous when  $E_0$  is high. The contents appear on the  $L_0$  bus




(10)

B register: The B register is another buffer register. It is used in arithmetic operations. A low  $\overline{LD}$  and positive clock edge load the word on W bus on B register. The two state output of B register drives the adder-subtractor, supplying the number to be added or subtracted from the contents of the accumulator.



Output — register: At the end of —  
computer run, the accumulator contains the  
answer to the problem being solved. When  $E_A$   
is high and  $\bar{E}_0$  is low the next positive  
clock edge loads the accumulator word into  
the output — register.





(12)

Binary display: The binary display is a row of eight LEDs. Because each LED connects to one flip-flop of the output port, the binary display shows the contents of the output port.

### Instruction set of SAP-1:

The SAP-1 instruction set is given below:

1. LDA: LDA stands for "load the accumulator".

A complete LDA instruction includes the hexadecimal address of the data to be loaded.

2. ADD: A complete ADD instruction includes the address of the word to be added. For instance, add 10H means "add the contents of the memory location 10H to accumulator, replace the original contents of accumulator".

3. SUB: It includes the address of the word to be subtracted. For example, SUB CH means, "subtract the contents of memory location CH from the contents of the accumulator".

4. OUT: It tells the SAP-1 computer to ~~transform~~ transfer the accumulator contents to the output port. Out is compute by itself.

5. HLT: HLT stands for HALT. It tells the computer to stop processing data. HLT makes the end of the program. It must be used at the end of the SAP-1 program.



Conclusion: By performing this project, SAP-I computer design is learnt. We also learnt how to design every components of SAP-I computer in logisim. We implemented SAP-I computer in logisim using this components. Finally, we ran a program in logisim and checked the output using LED and display module. So it can be said that, the project is done successfully.