CSE 331/503-COMPUTER ORGANIZATION #HW3

Atakan Altın-1801042668

- In this homework i created 4 bit and,or,xor modules to create 32 bit and,or and xor gates. I created 32 bit nor gate by using 1 bit nor operator 32 times, 32 bit adder by calling 4 bit adder 8 times, substractor module by using 32 bit adder and 2x1 mux, slt module by using substractor and 2x1 mux. I also had to create 8x1 mux to select all these operations. For this, i created 4x1 mux by using 2x1 mux 3 times first. Then i used 4x1 2 times and 2x1 mux 1 times to create 8x1 mux. After all these implementations, i am able to run 32 bit ALU without multiplication. I couldn't implement multiplication so in the test images multiplication results are shown with xxxxx. You can run the program by compiling all .v files and run test.v file.

```
Transcript
Loading work.mux2x1
Loading work.or 32b
Loading work.or 4b
Loading work.nor 32b
Loading work.and 32b
Loading work.and 4b
Loading work.mux8xl
# Loading work.mux4x1
VSIM 69> step -out -current
time = 20, Selection=001, a=101011101010101001000000110101001, b=1010100101010101001000011111001, R=00000111111111111111101000101010000
# time = 100, Selection=101, a=1111111110000000001111111110000000, b=111111111000101100110001000001101, R=000000001110111101000000001110101
VSIM 70>
Loading work.mux2x1
Loading work.or 32b
Loading work.or 4b
Loading work.nor_32b
Loading work.and 32b
Loading work, and 4b
Loading work.mux8x1
# Loading work.mux4x1
VSIM 36> step -out -current
time = 40, Selection=010, a=1011101010101101010101010101011110, b=00001010111101010101010101111, R=10101111101100111110000000010011
# time = 100, Selection=101, a=11010010101100000001100100100101, b=0011100010101010101010101010101, R=000001010100010101010101010100000
# time = 140, Selection=111, a=110100101101000000011001001001101, b=001110001010101010101010101010, R=111110101111010101110101011111
VSIM 37>
```

TESTBENCH RESULTS

and 4b Testbench:

```
`define DELAY 20
1
   module and 4b testbench();
   reg [3:0] a,b;
4 wire [3:0] R;
6 and 4b a0(a,b,R);
7 minitial begin
8 \mid a = 4'b1010;
9 b = 4'b1111;
   end
10
11
12 ⊟initial begin
   | $monitor("time = %2d ,a=%4b,b=%4b,Result=%4b", $time,a,b,R);
14
    end
15
16 endmodule
```

```
Transcript

# Loading work.and_4b_testbench
# Loading work.and_4b
add wave -position insertpoint \
sim:/and_4b_testbench/a \
sim:/and_4b_testbench/b \
sim:/and_4b_testbench/R
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf

# File in use by: atkna Hostname: ATAKAN ProcessID: 19568

# Attempting to use alternate WLF file "./wlft374veb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf

# Using alternate file: ./wlft374veb
# VSIM 45> step -out -current
# time = 0 ,a=1010,b=1111,Result=1010

VSIM 46>
```

or 4b Testbench:

```
`define DELAY 20
2 module or 4b testbench();
3 reg [3:0] a,b;
 4 wire [3:0] R;
 5
6 or 4b o0(a,b,R);
7 □initial begin
8 \mid a = 4'b1010;
9
   b = 4'b1111;
10
   end
11
12 □initial begin
   |$monitor("time = %2d ,a=%4b,b=%4b,Result=%4b", $time,a,b,R);
   end
14
15
16 endmodule
```

```
# Loading work.or_4b_testbench
# Loading work.or_4b
add wave -position insertpoint \
sim:/or_4b_testbench/a \
sim:/or_4b_testbench/b \
sim:/or_4b_testbench/R
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf

# File in use by: atkna Hostname: ATAKAN ProcessID: 19568
# Attempting to use alternate WLF file "./wlftvdacne".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# Using alternate file: ./wlftvdacne
# VSIM 25> step -out -current
# time = 0 ,a=1010,b=1111,Result=1111
```

Xor 4b Testbench:

```
`define DELAY 20
 2 module xor 4b testbench();
 3
    reg [3:0] a,b;
 4
    wire [3:0] R;
 5
 6 xor 4b x0(a,b,R);
 7 ⊟initial begin
8 \mid a = 4'b1010;
9
   b = 4'b1111;
    end
10
11
12 □initial begin
   | $monitor("time = %2d ,a=%4b,b=%4b,Result=%4b", $time,a,b,R);
13
   end
14
15
16 endmodule
```

```
# Loading work.xor_4b_testbench
# Loading work.xor_4b
add wave -position insertpoint \
sim:/xor_4b_testbench/a \
sim:/xor_4b_testbench/b \
sim:/xor_4b_testbench/R
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# File in use by: atkna Hostname: ATAKAN ProcessID: 19568
# Attempting to use alternate WLF file "./wlftjkixet".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# Using alternate file: ./wlftjkixet
# VSIM 26> step -out -current
# time = 0 ,a=1010,b=1111,Result=0101
```

and_32b Testbench:

```
`define DELAY 20
 2
    module and 32b testbench();
 3
    reg [31:0] a,b;
 4
   wire [31:0] R;
 5
 6
   and 32b = 0 (a,b,R);
7 □initial begin
   a = 32'b01010101111010111010100100100001;
8
    b = 32'b111001010101111101000011100111011;
9
10
   end
11
12 ⊟initial begin
   |$monitor("time = %2d ,a=%32b,b=%32b,Result=%32b", $time,a,b,R);
13
14
15
16
    endmodule
```

```
Transcript
 -- Compiling module xor_4b_testbench
# Top level modules:
     xor_4b_testbench
vlog -reportprogress 300 -work work E:/quartus/cse331/alu32/xor_32b.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module xor_32b
# Top level modules:
     xor_32b
ModelSim> vsim work.and 32b testbench
# vsim work.and_32b_testbench
# Loading work.and_32b_testbench
# Loading work.and_32b
# Loading work.and_4b
VSIM 26> step -out -current
VSIM 27>
```

or_32b Testbench:

```
`define DELAY 20
 1
 2
    module or 32b testbench();
    reg [31:0] a,b;
 3
    wire [31:0] R;
 4
 5
 6
   or 32b o0(a,b,R);
 7 Dinitial begin
   a = 32'b01010101111010111010100100100001;
 8
    b = 32'b11100101010111101000011100111011;
 9
10
    end
11
12 □initial begin
13
    | $monitor("time = %2d ,a=%32b,b=%32b,Result=%32b", $time,a,b,R);
14
    end
15
16
    endmodule
```

```
Transcript
 # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module xor_32b
# Top level modules:
       xor_32b
ModelSim> vsim work.or_32b_testbench
# vsim work.or_32b_testbench
 Loading work.or_32b_testbench
 # Loading work.or_32b
# Loading work.or_4b
vsim work.or_32b_testbench
# vsim work.or_32b_testbench
# Loading work.or_32b_testbench
# Loading work.or_32b
 # Loading work.or 4b
VSIM 27> step -out -current
# time = 0 ,a=01010101111010111010110101001001001,b=1110010101011111010000111011,Result=111101011101111111110101111011
VSIM 28>
```

xor_32b Testbench:

```
`define DELAY 20
 2
   module xor 32b testbench();
 3
   reg [31:0] a,b;
   wire [31:0] R;
 4
 5
 6
   xor 32b xor0(a,b,R);
 7 minitial begin
    a = 32'b010101011110101110101001001001001;
 8
 9
    |b = 32'b111001010101111101000011100111011;
10
    end
11
12
  □initial begin
13
   |$monitor("time = %2d ,a=%32b,b=%32b,Result=%32b", $time,a,b,R);
14
15
16
    endmodule
```

```
🔜 Transcript =
  -- Compiling module xor 32b
 Top level modules:
     xor_32b
vlog -reportprogress 300 -work work E:/quartus/cse331/alu32/xor_32b_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
 -- Compiling module xor_32b_testbench
# Top level modules:
     xor_32b_testbench
ModelSim> vsim work.xor 32b testbench
# vsim work.xor_32b_testbench
Loading work.xor_32b_testbench
# Loading work.xor 32b
# Loading work.xor_4b
VSIM 28> step -out -current
```

mux2x1 Testbench:

```
`define DELAY 20
 1
 2
    module mux2x1 testbench();
 3
    reg [31:0] a,b;
 4
    req m;
 5
    wire [31:0] R;
 6
 7
    mux2x1 m0(a,b,m,R);
 8
  □initial begin
 9
    m=1'b0;
10
    a = 32'b01010101010101010101110101011001;
    b = 32'b1010111010101011111110010101111010;
11
12
13
    m=1'b1;
    a = 32'b01010101010101010101110101011001;
14
15
    b = 32'b1010111010101011111110010101111010;
    #`DELAY;
16
17
    end
18
19
   □initial begin
    |$monitor("time = %2d ,a=%32b,b=%32b, Selection=%1b ,Result=%32b", $time,a,b,m,R);
20
21
    end
22
23
   endmodule
```

```
Transcript:
# Top level modules:
         xor_32b
vlog -reportprogress 300 -work work E:/quartus/cse331/alu32/xor_32b_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module xor_32b_testbench
# Top level modules:
         xor_32b_testbench
ModelSim> vsim work.mux2x1 testbench
# vsim work.mux2x1_testbench
# Loading work.mux2x1_testbench
# Loading work.mux2x1
# Loading work.or_32b
# Loading work.or_4b
VSIM 29> step -out -current
# time = 0 ,a=0101010101010101010101101010101001,b=101011101010101111110010101111010, Selection=0 ,Result=01010101010101010101010110101010101
# time = 20 ,a=010101010101010101010101101010101,b=101011101010101111110010101111010, Selection=1 ,Result=10101110101011111110010101111010
VSIM 30>
```

mux4x1 Testbench:

```
`define DELAY 20
2
  module mux4x1 testbench();
3
  reg [31:0] a,b,c,d;
4
   req [1:0]m;
5
  wire [31:0] R;
6
7
8
  mux4x1 m0(a,b,c,d,m,R);
9 ⊟initial begin
10
  m=2'b00;
11
   a = 32'b10100101010111100111110000011101;
12
    b = 32'b110010101010101110011110111101011;
13
   c = 32'b010101010101010010100101010101010;
    d = 32'b101010101001000111010101011011011011;
14
   # `DELAY;
15
16 | m=2'b01;
17
   a = 32'b10100101010111110011111100000111101;
   b = 32'b11001010101010111001111011101011;
18
    19
20 | d = 32'b101010100100011101010101101101101;
21
   # `DELAY;
22
   m=2'b10;
23
21 - 221h10100101010111110011111100000111101.
```

```
🖳 Transcript 🗆
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
  -- Compiling module xor 32b testbench
 Top level modules:
      xor_32b_testbench
ModelSim> vsim work.mux4x1_testbench
# vsim work.mux4xl_testbench
# Loading work.mux4x1_testbench
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.or_32b
# Loading work.or_4b
VSIM 29> step -out -current
# time = 0 , Selection=00 ,Out=10100101011111001111110000011101
# time = 20 , Selection=01 ,Out=1100101010101011100111101110111
# time = 40 , Selection=10 ,Out=010101010101010101010101010101
# time = 60 , Selection=11 ,Out=10101010010001110101010110110101
VSIM 30>
```

-mux8x1 already tested in main code so it is not included here.

fullAdder Testbench:

```
`define DELAY 20
 2
    module full adder testbench();
 3
    reg a, b, carry in;
 4
    wire sum, carry out;
 5
 6
    full adder fatb (sum, carry out, a, b, carry in);
 7
 8 □initial begin
 9
    a = 1'b0; b = 1'b0; carry in = 1'b0;
    # `DELAY;
10
    a = 1'b0; b = 1'b0; carry in = 1'b1;
11
12
    # `DELAY;
13
    a = 1'b0; b = 1'b1; carry in = 1'b0;
14
    # `DELAY;
15
    a = 1'b0; b = 1'b1; carry in = 1'b1;
16
    # `DELAY;
17
    a = 1'b1; b = 1'b0; carry in = 1'b0;
18
    # `DELAY;
19
    a = 1'b1; b = 1'b0; carry in = 1'b1;
20
    # `DELAY;
21
    a = 1'b1; b = 1'b1; carry in = 1'b0;
    # `DELAY;
22
    a = 1'b1; b = 1'b1; carry in = 1'b1;
23
```

```
🖳 Transcript 🛭
```

```
# Top level modules:
      xor_32b_testbench
ModelSim> vsim work.full adder testbench
# vsim work.full_adder_testbench
# Loading work.full adder testbench
# Loading work.full adder
# Loading work.half adder
VSIM 31> step -out -current
# time = 0, a =0, b=0, carry_in=0, sum=0, carry_out=0
# time = 20, a =0, b=0, carry_in=1, sum=1, carry_out=0
# time = 40, a =0, b=1, carry in=0, sum=1, carry out=0
# time = 60, a =0, b=1, carry_in=1, sum=0, carry_out=1
# time = 80, a =1, b=0, carry in=0, sum=1, carry out=0
# time = 100, a =1, b=0, carry_in=1, sum=0, carry_out=1
# time = 120, a =1, b=1, carry_in=0, sum=0, carry_out=1
# time = 140, a =1, b=1, carry_in=1, sum=1, carry_out=1
VSIM 32>
```

half_adder Testbench:

```
`define DELAY 20
   module half adder testbench();
3
    reg a, b;
 4
   wire sum, carry_out;
   half_adder hatb (sum, carry_out, a, b);
 6
8 ⊟initial begin
9
   |a = 1'b0; b = 1'b0;
10
    # `DELAY;
11
    a = 1'b1; b = 1'b0;
   #`DELAY;
12
   a = 1'b0; b = 1'b1;
13
   # `DELAY;
14
   |a = 1'b1; b = 1'b1;
15
16
    end
17
18
   initial
19 ⊟begin
   |$monitor("time = %2d, a =%1b, b=%1b, sum=%1b, carry_out=%1b", $time, a, b, sum, carry_out);
20
   end
21
22
23
   endmodule
```

```
Transcript
# Top level modules:
       xor_32b
vlog -reportprogress 300 -work work E:/quartus/cse331/alu32/xor_32b_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module xor 32b testbench
# Top level modules:
      xor_32b_testbench
ModelSim> vsim work.half_adder_testbench
# vsim work.half_adder_testbench
# Loading work.half_adder_testbench
# Loading work.half adder
VSIM 31> step -out -current
# time = 0, a =0, b=0, sum=0, carry_out=0
# time = 20, a =1, b=0, sum=1, carry_out=0
# time = 40, a =0, b=1, sum=1, carry_out=0
# time = 60, a =1, b=1, sum=0, carry_out=1
VSIM 32>
```

adder_4b Testbench:

```
`define DELAY 20
    module adder 4b testbench();
 3
    reg [3:0] a,b;
    wire [3:0] R;
   wire Cout;
   reg Cin;
 7
   adder 4b a0(R,Cout,a,b,Cin);
 8 ⊟initial begin
 9
    |Cin = 1'b1;
    a = 4'b1010;
10
    b = 4'b1111;
11
12
    # `DELAY;
13
    |Cin = 1'b0;
    a = 4'b1010;
14
15
    b = 4'b1111;
16
    end
17
18 ⊟initial begin
   $\smonitor("time = \%2d ,a=\%4b,b=\%4b,Carry in=\%1b,Carry out=\%1b,Result=\%4b", \$time,a,b,Cout,Cin,R);
19
20
21
22 endmodule
```

adder_32b Testbench:

```
`define DELAY 20
    module adder 32b testbench();
 2
    reg [31:0] a,b;
3
 4
    wire [31:0] R;
    wire Cout;
5
    reg Cin;
    adder 32b a0(a,b,Cin,Cout,R);
7
8 ⊟initial begin
   |Cin = 1'b1;
9
    a = 32'b1011010101000010101011011011011011;
10
11
    b = 32'b011110100101001010000111111100010;
    # `DELAY;
12
    Cin = 1'b0;
13
    a = 32'b101101010100010101011011011011011;
14
15
    b = 32'b011110100101001010000111111100010;
16
17
18 ⊟initial begin
   |$monitor("time = %2d ,a=%32b,b=%32b,Carry in=%1b,Carry out=%1b,Result=%32b", $time,a,b,Cout,Cin,R);
19
20
21
22
    endmodule
```

sub 32b Testbench:

```
`define DELAY 20
 1
 2
    module sub 32b testbench();
 3
    reg [31:0] a,b;
 4
    wire [31:0] R;
 5
    wire Cout;
    reg Cin;
 6
 7
    sub 32b a0(a,b,Cin,Cout,R);
 8 ⊟initial begin
   ||Cin = 1'b0;
 9
10
    a = 32'b101101010100010101011011011011011;
    b = 32'b011110100101001010000111111100010;
11
12
    end
13
14 ⊟initial begin
    | $monitor("time = %2d ,a=%32b,b=%32b,Result=%32b", $time,a,b,R);
15
16
    end
17
    endmodule
18
```

```
Transcript
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module xor_32b_testbench
# Top level modules:
     xor_32b_testbench
ModelSim> vsim work.sub 32b testbench
# vsim work.sub_32b_testbench
 Loading work.sub_32b_testbench
# Loading work.sub 32b
# Loading work.xor_32b
# Loading work.xor_4b
# Loading work.adder 32b
# Loading work.adder_4b
# Loading work.full adder
# Loading work.half adder
VSIM 34> step -out -current
VSIM 35>
```

nor 32b Testbench:

```
`define DELAY 20
 1
 2
    module nor 32b testbench();
   req [31:0] a,b;
 3
   wire [31:0] R;
 4
 5
   nor 32b a0(a,b,R);
 6
 7
  □initial begin
    a = 32'b010101011110101110101001010010001;
 8
 9
    b = 32'b111001010101111101000011100111011;
10
    end
11
12
  □initial begin
   |$monitor("time = %2d ,a=%32b,b=%32b,Result=%32b", $time,a,b,R);
13
14
    end
15
16
    endmodule
```

```
Transcript
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
  -- Compiling module xor 32b
# Top level modules:
       xor_32b
vlog -reportprogress 300 -work work E:/quartus/cse331/alu32/xor_32b_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
  -- Compiling module xor_32b_testbench
# Top level modules:
       xor_32b_testbench
ModelSim> vsim work.nor 32b testbench
# vsim work.nor_32b_testbench
# Loading work.nor 32b testbench
# Loading work.nor_32b
VSIM 35> step -out -current
# time = 0 ,a=0101010111010111010101010010010010,b=11100101011110100001111011,Result=00001010001000000001010001000
VSIM 36>
```

slt 32b Testbench:

```
`define DELAY 20
 1
    module slt 32b testbench();
 2
 3
    reg [31:0] a,b;
 4
    wire [31:0] R;
 5
 6
    slt 32b a0(a,b,R);
7 Dinitial begin
   a = 32'b01010101111010111010100100100001;
8
9
    b = 32'b01100101010111101000011100111011;
10
    end
11
12 □initial begin
    | $monitor("time = %2d ,a=%32b,b=%32b,Result=%32b", $time,a,b,R);
13
14
    end
15
16
    endmodule
```

```
Transcript :
     xor_32b_testbench
ModelSim> vsim work.slt_32b_testbench
# vsim work.slt_32b_testbench
 Loading work.slt_32b_testbench
 Loading work.slt_32b
 Loading work.sub 32b
 Loading work.xor_32b
 Loading work.xor_4b
 Loading work.adder_32b
 Loading work.adder_4b
 Loading work.full adder
# Loading work.half_adder
Loading work.mux2x1
# Loading work.or_32b
# Loading work.or_4b
VSIM 36> step -out -current
VSIM 37>
```