
CSE 331/503-COMPUTER ORGANIZATION #HW3

Atakan ALTIN 1801042668

Mips Processor



- In this homework, mips processor which is shown in the image is implemented.
- Jump operation does not supported and it takes 16 bit instruction so it is called mini mips processor.
- All asked instructions is implemented and works correctly.

Truth Table for Control Unit

Control Unit	0000 R-T4PE	ADDI	ANDI	OO11 ORI	NORT	0101 BEO	Bn.	_	O111 SLTI	1000 ·	1001 SW
regDest	1	0	0	0	0	0	C) .	0	0	0
ALUSTC	0	1	1	1	1	0	1	c	1	1	1
mentoReg	0	0	0	0	0	0	0		D	1	0
regwrite	1	1	1	1	1	0		0	1	1	0
mem Read	0	0	0	0	0	10		0	D	1	O
nemWrite	0	0	0	0	0	1		0	0	0	1
Branch	0	0	0	0	0		1	0	0	0	0
BranchNot	0	0	0	0	C)	0	1	0	0	0
ALUOP_2	0	0	1	1	1		0.	0	1	0	0
ALUOPI	1	0	1	1		0	1	1	0	0	0
ALUOP-O	11	0	, 0			1	0	0	0	0	0
ALUOP	R-TYP	E ada	d an	d 0	_ No	or	sub	Su	1		add
ZeroExtend	6	0	1	. :	1	1	0	7		0 0	0

ALU Control Signals

ALU Control

Instruction	ALUDA	Function Field	ACHON	Alu Control
AND	011	000	GNA	110
ADD	011	001	מממ	000
Suß	011	010	Sur	010
XOR	011	011	XOR	001
NOR	011	100	NOR	101
OR	011	101	oR	111
ADDI	000	\times	DOD	.000
ANDI	110	X	AND	110
ORI	111	*	OR	111
NoRI	101	×	NoR	101
BEQ	010	×	SUB	010
BNE	010	×	SUB	010
SLTI	100	*	SLT	100
LW	000	*	APD	666
SW	000	*	ADD	000

Testbench Results

1. Main Control Testbench

```
# time= 0,
                   # time= 40,
                                                          # time= 120,
                                       # time= 80,
                                                                               # time= 160,
# opcode= 0000,
                    # opcode= 0010,
                                        # opcode= 0100,
                                                            # opcode= 0110,
                                                                                # opcode= 1000,
# RegDst= 1,
                    # RegDst= 0,
                                                            # RegDst= 0,
                                        # RegDst= 0,
                                                                                # RegDst= 0,
# ALUsrc= 0,
                    # ALUsrc= 1,
                                       # ALUsrc= 1,
                                                            # ALUsrc= 0,
                                                                                # ALUsrc= 1,
# MemtoReg= 0,
                    # MemtoReg= 0,
                                       # MemtoReg= 0,
                                                            # MemtoReg= 0,
                                                                                # MemtoReg= 1,
# RegWrite= 1,
                    # RegWrite= 1,
                                       # RegWrite= 1,
                                                            # RegWrite= 0,
                                                                                # RegWrite= 1,
# MemRead= 0,
                    # MemRead= 0,
                                       # MemRead= 0,
                                                            # MemRead= 0,
                                                                                # MemRead= 1,
# MemWrite= 0,
                    # MemWrite= 0,
                                       # MemWrite= 0,
                                                            # MemWrite= 0,
                                                                                # MemWrite= 0,
# Branch= 0,
                    # Branch= 0,
                                       # Branch= 0,
                                                            # Branch= 0,
                                                                                # Branch= 0,
                                                            # Branch_not= 1,
# Branch not= 0,
                    # Branch not= 0,
                                       # Branch not= 0,
                                                                                # Branch_not= 0,
                                                            # zeroExt= 0,
# zeroExt= 0,
                    # zeroExt= 1,
                                       # zeroExt= 1,
                                                                                # zeroExt= 0,
# ALUop= 011
                    # ALUop= 110
                                        # ALUop= 101
                                                            # ALUop= 010
                                                                                # ALUop= 000
# time= 20,
                    # time= 60,
                                        # time= 100,
                                                            # time= 140,
                                                                                # time= 180,
# opcode= 0001,
                    # opcode= 0011,
                                        # opcode= 0101,
                                                            # opcode= 0111,
                                                                                # opcode= 1001,
# RegDst= 0,
                    # RegDst= 0,
                                       # RegDst= 0,
                                                            # RegDst= 0,
                                                                                # RegDst= 0,
                                       # ALUsrc= 0,
# ALUsrc= 1,
                    # ALUsrc= 1,
                                                            # ALUsrc= 1,
                                                                                # ALUsrc= 1,
# MemtoReg= 0,
                    # MemtoReg= 0,
                                        # MemtoReg= 0,
                                                            # MemtoReg= 0,
                                                                                # MemtoReg= 0,
# RegWrite= 1,
                    # RegWrite= 1,
                                        # RegWrite= 0,
                                                            # RegWrite= 1,
                                                                                # RegWrite= 0,
                    # MemRead= 0,
# MemRead= 0,
                                        # MemRead= 0,
                                                            # MemRead= 0,
                                                                                # MemRead= 0,
                    # MemWrite= 0,
# MemWrite= 0,
                                        # MemWrite= 0,
                                                            # MemWrite= 0,
                                                                                # MemWrite= 1,
                    # Branch= 0,
# Branch= 0,
                                        # Branch= 1,
                                                            # Branch= 0,
                                                                                # Branch= 0,
                                                            # Branch_not= 0,
# Branch not= 0,
                    # Branch not= 0,
                                       # Branch not= 0,
                                                                                # Branch not= 0,
                                        # zeroExt= 0,
                                                            # zeroExt= 0,
# zeroExt= 0,
                    # zeroExt= 1,
                                                                                # zeroExt= 0,
 ALUop= 000
                    # ALUop= 111
                                         ALUop= 010
                                                            # ALUop= 100
                                                                                # ALUop= 000
```

2. ALU Control Testbench

```
# time= 0,AluOp= 011,func= 000,AluControl= 110
# time= 20,AluOp= 011,func= 001,AluControl= 000
# time= 40,AluOp= 011,func= 010,AluControl= 010
# time= 60,AluOp= 011,func= 011,AluControl= 001
# time= 80,AluOp= 011,func= 100,AluControl= 101
# time= 100,AluOp= 011,func= 101,AluControl= 111
# time= 120,AluOp= 110,func= 101,AluControl= 110
# time= 140,AluOp= 111,func= 101,AluControl= 111
# time= 140,AluOp= 101,func= 101,AluControl= 101
# time= 180,AluOp= 101,func= 101,AluControl= 101
# time= 220,AluOp= 100,func= 101,AluControl= 010
# time= 220,AluOp= 100,func= 101,AluControl= 000
# time= 240,AluOp= 000,func= 101,AluControl= 000
```

3. Registers Testbench

- Time 0-20 simply read data from register and try to write register when regWrite signal is 0.
- Time 20-40 simply read data from register and try to write register when regWrite signal is 1 and it succeeds.
- Time 60-80 try to write data to \$zero register and it fails as it's supposed to be.

4. Data Memory Testbench

 You can see in the time 0-20 interval write data does not work because write_signal is 0. But in the time 20-40 data is updated because write_signal is 1.

5. Instruction Memory Testbench

You can see the instructions read correctly.

6. Sign Extender Testbench

• Sign extend is needed for addi,lw,sw etc.

7. Zero Extender Testbench

• Zero extend is needed for andi,ori etc.

8. Mux 2x1 3b Testbench

```
VSIM 31> step -out -current

# time = 0 ,a=001,b=010, Selection=0 ,Result=001

# time = 20 ,a=111,b=100, Selection=1 ,Result=100
```

• This mux is needed for register destination selection in MiniMips.


9. Shift Left_32b 2 bit Testbench


• This is needed for branch operations as seen in the Mips diagram.

ModelSim Similation Results

Initial Datas:

Initial Registers:





Instructions:

```
test.instMem.instruction_memory[0]=16'b0110100101000010; // bne $4 $5 2 + test.instMem.instruction_memory[4]=16'b0000001010011000; // and $3 = $2 & $1 ->does not work cause of bne
test.instMem.instruction_memory[8]=16'b0000001010001001; // add $1 = $2 + $1
test.instMem.instruction_memory[12]=16'b0110000000000010; // bne $0 $0 2 -
test.instMem.instruction_memory[16]=16'b0000100001011001; // add $3 = $4 + $1
test.instMem.instruction_memory[20]=16'b0101001010000010; // beq $1 $2 2 -
test.instMem.instruction_memory[24]=16'b0101000000000010; // beq $0 $0 2 -
test.instMem.instruction_memory[28]=16'b0000001010011000; // and $3 = $2 & $1 ->does not work cause of beq test.instMem.instruction_memory[32]=16'b0000110111100000; // and $4 = $6 & $7
test.instMem.instruction_memory[36]=16'b0000011100010000; // and $2 = $3 & $4
test.instMem.instruction_memory[40]=16'b0000100011101010; //sub $5 = $4 - $3
test.instMem.instruction memory[44]=16'b00000011111110010; //sub $6 = $1 -
test.instMem.instruction_memory[48]=16'b0000010011111011; //xor $7 = $2 xor $3
test.instMem.instruction_memory[52]=16'b0000100101001011; //xor $1 = $4 xor $5
test.instMem.instruction_memory[56]=16'b0000000001010100; // $2 = $0 nor $1
test.instMem.instruction_memory[60]=16'b0000101111011100; // $3 = $5 nor $7
test.instMem.instruction_memory[64]=16'b00000101101100101; // $4 = $2 or $5
test.instMem.instruction_memory[68]=16'b0000010000101101; // $5 = $2 or $0 test.instMem.instruction_memory[72]=16'b0001001110000101; // addi $6 = $1 + 5
test.instMem.instruction_memory[76]=16'b0001010111001001; // addi $7 = $2 + 9
test.instMem.instruction_memory[80]=16'b0010010001000110; // andi $1 = $2 & 6
test.instMem.instruction_memory[84]=16'b0010011010000111; // andi $2 = $3 & 7 test.instMem.instruction_memory[88]=16'b0011000011000001; // ori $3 = $0 || 1
test.instMem.instruction memory[92]=16'b0011010100000101; // ori $4 = $2 || 5
test.instMem.instruction memory[96]=16'b0100000101000001; // nori $5 = $0 ~||
test.instMem.instruction_memory[100]=16'b0100010110000101; // nori $6 = $2 ~|| 5
test.instMem.instruction memory[104]=16'b0111010111000101; // slti $7 = $2 <? 5
test.instMem.instruction memory[108]=16'b0111011001001001; // slti $1 = $3 <? 9
test.instMem.instruction memory[112]=16'b1000000010000001; // lw $2 = M[$0 + 1]
test.instMem.instruction memory[116]=16'b1000010011000101; // lw $3 = M[$2 + 5]
test.instMem.instruction memory[120]=16'b1001000111000010; // sw Mem[$0+2] = $7
test.instMem.instruction memory[124]=16'b1001000110000011; // sw Mem[$0+3] = $6
```

 Indexes are incremented by 4 because program counter and shift left works according to this logic.

1. bne \$4 \$5 2

```
# time= 0, clock= 1, PC= 0000000000000000000000000000000000, instruction= 0110100101000010,
# opcode= 0110, rs= 100, rt= 101, rd= 000, funct= 010, imm6= 000010
# RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWrite= 0,MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 1, extend_type= 0
# time= 20, clock= 0, PC= 000000000000000000000000000000000, instruction= 0110100101000010,
opcode= 0110, rs= 100, rt= 101, rd= 000, funct= 010, imm6= 000010
RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWrite= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 1, extend_type= 0
# opcode= 0000, rs= 001, rt= 010, rd= 001, funct= 001, imm6= 001001
# RegDst= 1, ALUsrc= 0, MemtoReg= 0, RegWrite= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, extend_type= 0
# opcode= 0000, rs= 001, rt= 010, rd= 001, funct= 001, imm6= 001001
# RegDst= 1, ALUsrc= 0, MemtoReg= 0, RegWrite= 1,MemRead= 0, MemWrite= 0, Branch= 0, Branch not= 0, extend type= 0
```

You can see the program counter change. Instructions[4] are passed.

2. add \$1 = \$2 + \$1

3. bne \$0 \$0 2, add \$3 = \$4 + \$1

 You can see the program counter change. Because 0=0, program counter does not jump and it does add operation.

4. beg \$1 \$2 2 , beg \$0 \$0 2, and \$4 = \$6 & \$7

```
RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWrite= 0, MemRead= 0, MemWrite= 0, Branch= 1, Branch_not= 0, extend_type= 0
 RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWrite= 0, MemRead= 0, MemWrite= 0, Branch= 1, Branch_not= 0, extend_type= 0
time= 200, clock= 1, PC= 000000000000000000000011000, instruction= 010100000000010, opcode= 0101, rs= 000, rt= 000, rd= 000, funct= 010, imm6= 000010
  0101, rs= 000, rt= 000, rd= 000, funct= 010,
RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWrite= 0,MemRead= 0, MemWrite= 0, Branch= 1, Branch_not= 0, extend_type= 0
opcode= 0101, rs= 000, rt= 000, rd= 000, funct= 010, imm6= 000010
               time= 240, clock= 1, PC= 0000000000000000000000000000000, instruction= 0000110111100000,
opcode= 0000, rs= 110, rt= 111, rd= 100, funct= 000, imm6= 100000
RegDst= 1, ALUsrc= 0, MemtoReg= 0, RegWrite= 1,MemRead= 0, MemWrite= 0, Branch= 0, Branch= 0, extend_type= 0
    opcode= 0000, rs= 110, rt= 111, rd= 100, funct= 000, imm6= 100000
read_data_l= 0000000000000000000000000110, read_data_2= 000000000000000000000000111,
RegDst= 1, ALUsrc= 0, MemtoReg= 0, RegWrite= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch not= 0, extend type= (
```

• First beq does nothing because registers are not equal. Second beq performs jump adress because zero registers are equal. So in jumped address program does and operation.

5. and \$2 = \$3 & \$4

6. sub \$5 = \$4 - \$3

7. sub \$6 = \$1 - \$7

8. xor \$7 = \$2 xor \$3

9. xor \$1 = \$4 xor \$5

10.nor \$2 = \$0 \$1

11. nor \$3 = \$5 \$7

12.or \$4 = \$2 \$5

13.or \$5 = \$2 \$0

14.addi \$6 = \$1 + 5

15.addi \$7 = \$2 + 9

16.andi \$1 = \$2 & 6

18.ori \$3 = \$0 | | 1

19.ori \$4 = \$2 | | 5

20.nori \$5 = \$0 ~ | | 1

21.nori \$6 = \$2 ~ | | 5

22.slti \$7 = \$2 <? 5

23.slti \$1 = \$3 <? 9

24.lw\$2 = M[\$0 + 1]

25. lw \$3 = M[\$2 + 5]

26.sw Mem[\$0+2] = \$7

27.sw Mem[\$0+3] = \$6

Final Data Output:

dataOut.txt - Notepad

File Edit Format View Help // memory data file (do not edit the fo // instance=/MiniMips testbench/test/dat // format=bin addressradix=h dataradix=l ааааааааааааааааааааааааааааааааа

Final Register Output:

