{"payload":{"header_redesign_enabled":false,"results":[{"id":"221051017","archived":false,"color":"#DAE1C2","followers":3,"has_funding_file":false,"hl_name":"atmughrabi/CAPI-Precis","hl_trunc_description":"CAPIPrecis a Coherent Accelerator Processor Interface (CAPI) Abstract Layer","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":221051017,"name":"CAPI-Precis","owner_id":2029843,"owner_login":"atmughrabi","updated_at":"2021-10-22T03:11:47.791Z","has_issues":true}},"sponsorable":false,"topics":["fpga","communication","simulation","synthesis","ibm","modelsim","capi","psl","interface-design","ibm-capi","capi-precis","afu-control","shared-memory-acceleration","coherent-accelerator","pslse"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":65,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aatmughrabi%252FCAPI-Precis%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/atmughrabi/CAPI-Precis/star":{"post":"6k0ApJXFKdG8VUvclFmHgkl44QEZCGrATUOp7nvouOnDCMDyyM1v_sT5NCTq-mixVYdIS9kgfOp9hRckNgNJ7Q"},"/atmughrabi/CAPI-Precis/unstar":{"post":"cEV0ppzAEz_rzvSzcl0NACuTicGGtOENmJLrBz9pmW5-K_CfPxYTQP9Zvfv1MxTrtiBlknePlDVScX6OuCcG1A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"4GoNozfrf-t5nuDmGzlfYwzJhHCxiCrWNLaqvX1ai32wyKzuqFFiSPoQEedw8JqCgeqoYObV-1_kO0ja-wkUHQ"}}},"title":"Repository search results"}