1

MA Ver.	0.2.1	CLCLE-01-	-unaligne	ed-buffer:	s (Test CLCLI	instructio	ons)	15 Oct 2022 13:56:25 Page	
LOC	OBJECT CO	DE AD	DDR1	ADDR2	STMT				
						*****	*****	**********	;
					56 * 57 *		EXAMPLE RUNTES	T TEST CASE	
					58 * 59 *	*Testcase	CLCLE-01-unali	gned-buffers Test	
					60 * 61 *	archlvl	390	5	
					62 *	mainsize	3		
					63 * 64 *	numcpu sysclear	1		
					65 * 66 *	loadcore	"\$(testpath)	/CLCLE-01-unaligned-buffers.core"	
					67 * 68 *	runtest	0.1	<u> </u>	
					69 * 70 *	*Done	0.1		
					71 *				
					/2 ******	*****	******	************	f

ASMA Ver.	0.2.1	CLCLE-01-unali	gned-buffer:	s (Test CLCLE	instructions)	15 0	ct 2022 13:56:25	Page	3
LOC	OBJECT COD	E ADDR1	ADDR2	STMT					
				74 3455	PRINT OFF PRINT ON				
				3457 ****** 3458 *	**************** SATK prolog stuff.	**************************************	*******	·****	
				3459 ******		******	******	*****	
				3461	ARCHLVL ZARCH=NO,	MNOTE=NO			
				3463+\$AL 3464+\$ALR	OPSYN AL OPSYN ALR				
				3465+\$B	OPSYN B				
				3466+\$BAS	OPSYN BAS				
				3467+\$BASR	OPSYN BASR				
				3468+\$BC	OPSYN BC				
				3469+\$BCTR 3470+\$BE	OPSYN BCTR OPSYN BE				
				3470+3BL 3471+\$BH	OPSYN BH				
				3472+\$BL	OPSYN BL				
				3473+\$BM	OPSYN BM				
				3474+\$BNE	OPSYN BNE				
				3475+\$BNH	OPSYN BNH				
				3476+\$BNL 3477+\$BNM	OPSYN BNL OPSYN BNM				
				3478+\$BNO	OPSYN BNO				
				3479+\$BNP	OPSYN BNP				
				3480+\$BNZ	OPSYN BNZ				
				3481+\$B0	OPSYN BO				
				3482+\$BP 3483+\$BXLE	OPSYN BP OPSYN BXLE				
				3484+\$BZ	OPSYN BZ				
				3485+\$CH	OPSYN CH				
				3486+\$L	OPSYN L				
				3487+\$LH	OPSYN LH				
				3488+\$LM	OPSYN LDGW				
				3489+\$LPSW 3490+\$LR	OPSYN LPSW OPSYN LR				
				3491+\$LTR	OPSYN LTR				
				3492+\$NR	OPSYN NR				
				3493+\$SL	OPSYN SL				
				3494+\$SLR	OPSYN SLR				
				3495+\$SR	OPSYN SR				
				3496+\$ST 3497+\$STM	OPSYN ST OPSYN STM				
				3498+\$X	OPSYN X				
				3499+\$AHI	OPSYN AHI				
				3500+\$B	OPSYN J				
				3501+\$BC	OPSYN BRC				
				3502+\$BE 3503+\$BH	OPSYN JE OPSYN JH				
				3503+\$BL	OPSYN JH OPSYN JL				
				3505+\$BM	OPSYN JM				
				3506+\$BNE	OPSYN JNE				
				3507+\$BNH	OPSYN JNH				
				3508+\$BNL	OPSYN JNL				
				3509+\$BNM 3510+\$BNO	OPSYN JNM				
				ONGC+ATCC	OPSYN JNO				

MA Ver. (0.2.1 C	LCLE-01-unalig	ned-butte	rs (Test CLCL	E instructions)	15 Oct 2022 13:56:25	Page	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3511+\$BNP	OPSYN JNP			
				3511+\$BNP 3512+\$BNZ 3513+\$B0 3514+\$BP	OPSYN JNZ OPSYN JO OPSYN JP OPSYN JXLE			
				3514+\$BP 3515+\$BXLE	OPSYN JY OPSYN JXLE			
				3515+\$BXLE 3516+\$BZ 3517+\$CHI	OPSYN JZ OPSYN CHI			

ASMA Ver.	0.2.1 CLCLI	E-01-unaligne	ed-buffer:	s (Test CLCLE instructions) 15 Oct 2022 13:56:25 Page 5	5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
	ODSECT CODE	NOOKI	NODICE	3519 ************************************	
00000000	000A0000 00000008		00081031 00000058	3524 CLCLE ASALOAD REGION=CODE 3525+CLCLE START 0,CODE 3527+ PSW 0,0,2,0,X'008' 64-bit Restart ISR Trap New PSW 3528+ ORG CLCLE+X'058'	
00000058 00000060 00000068 00000070 00000078	000A0000 00000018 000A0000 00000020 000A0000 00000028 000A0000 00000030 000A0000 00000038			3530+ PSW 0,0,2,0,X'018' 64-bit External ISR Trap New PSW 3531+ PSW 0,0,2,0,X'020' 64-bit Supervisor Call ISR Trap New PSW 3532+ PSW 0,0,2,0,X'028' 64-bit Program ISR Trap New PSW 3533+ PSW 0,0,2,0,X'030' 64-bit Machine Check Trap New PSW 3534+ PSW 0,0,2,0,X'038' 64-bit Input/Output Trap New PSW	
00000080		00000080	00000200	3535+ ORG CLCLE+512	
				3537 ***********************************	
00000200 00000000	00080000 00000200		00081031 00000000	3541 ASAIPL IA=BEGIN 3542+CLCLE CSECT 3543+ ORG CLCLE 3544+ PSW 0,0,0,0,BEGIN,24	
00000008			00000200 00081031		
				3548 ************************************	
				3556 * Register Usage: R12 - R13 Base registers 3557 * R0 - R1 CLCLE Operand-1 3558 * R14 - R15 CLCLE Operand-2	
				3559 * R2 - R11 Work registers 3560 *	
				3561 *******************	
00000200 00000200		00000200 00001200		USING BEGIN,R12 FIRST Base Register USING BEGIN+4096,R13 SECOND Base Register	
00000200	05C0			3566 BEGIN BALR R12,0 Initalize FIRST base register	
00000202 00000204	06C0			3567 BCTR R12,0 Initalize FIRST base register 3568 BCTR R12,0 Initalize FIRST base register	
00000206 0000020A	41D0 C800 41D0 D800		00000800 00000800	3570 LA R13,2048(,R12) Initalize SECOND base register 3571 LA R13,2048(,R13) Initalize SECOND base register	

ASMA Ver.	0.2.1	CL	CLE-01-unalig	ned-buffer	s (Test CLCLE	instr	uctions)	15 Oct 2022 13:56:25 Page	6
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					3574 *	Compa	re DATA1 and DAT	**************************************	
					3577 *		R4	R5 R6 R7 R8 R9	
0000020E	9849 C090			00000290	3578	LM		R1,DATA1,BUFFER2,DATA2,BUFFSIZE,DATASIZE)	
00000212	1598				3580	CLR	R9,R8	DATASIZE greater than BUFFSIZE?	
00000214	47B0 C01A			0000021A	3581	BNL	CHNKL00P	Yes, get started	
00000218	1889				3582	LR	R8,R9	No, only compare however much we have!	
					3584 *		Fill buffers wit	ch next chunk of data	
	1804				3586 CHNKLOOF		R0,R4	R0> BUFFER1	
0000021C 0000021E	1825 1818				3587 3588	LR LR	R2,R5 R1,R8	R2> DATA1 R1 <== BUFFSIZE	
00000212	1838				3589	LR	R3,R8	R3 <== BUFFSIZE	
00000222	0E02				3590	MVCL	R0,R2	Copy into BUFFER1 <== next DATA1 chunk	
00000224	1806				3592	LR	R0,R6	R0> BUFFER2	
00000226	1827				3593	LR	R2,R7	R2> DATA2	
00000228 0000022A	1818 1838				3594 3595	LR LR	R1,R8 R3,R8	R1 <== BUFFSIZE R3 <== BUFFSIZE	
0000022C					3596	MVCL	R0,R2	Copy into BUFFER2 <== next DATA2 chunk	
					3598 *		Prepare fo	or CLCLE	
0000022E	1804				3600	LR	R0,R4	RO> BUFFER1	
00000230 00000232	18E6 1818				3601 3602	LR LR	R14,R6 R1,R8	R14> BUFFER2 R1 <== BUFFSIZE	
00000234					3603	LR	R15,R8	R15 <== BUFFSIZE	
					3605 *		Compare the	two buffers	
					3607 *			npare BUFFER1 with BUFFER2	
	A90E 0000 4710 C036			00000000 00000236	3608 CONTINUE 3609	BC	R0,R14,0 Wit B'0001',CONTINU	th padding x'00' JE CC=3, not finished	
	4780 C05C			0000025C		BE	NXTCHUNK	Equal: Buffer compare complete	
					3612 *	In	equality found:	VERIFY ITS ACCURACY!	
00000242	18A0				3614	LR	R10,R0	R10> Supposed unequal byte	
	D500 A000 4780 C080		0000000	00000000 00000280	3615 3616	CLC BE	0(1,R10),0(R14) FAILURE	<pre>Valid inequality? Bogus inequality! CLCLE BUG! FAIL!</pre>	
					3618 *			Get past inequality	
					3619 * 3620 *			ing the buffer data if remaining in the buffer	
					3621 *		at we haven't co		
	4A00 C0A8			000002A8	3623	AH	R0,=H'1'	Get past unequal byte	
00000252 00000256	4AE0 C0A8 0610			000002A8	3624 3625	AH BCTR	R14,=H'1' R1,0	Get past unequal byte Get past unequal byte	
00000258	46F0 C036			00000236	3626	BCT	R15, CONTINUE	Go finish buffer if any bytes remain	
					3628 *	Go	on to next chunk	c of data if there is one.	

ASMA Ver.	0.2.1	CLCLE	E-01-unalig	ned-buffer	s (Te	est CLCLE	instr	uctions)	15 Oct 2022 13:56:25 Page 7
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
2222256					2.520				
0000025C 0000025E					3630 3631	NXTCHUNK	ALR ALR	R5,R8 R7,R8	R5> Next DATA1 chunk R7> Next DATA2 chunk
00000260	1B98				3633			R9,R8	Decrement DATA bytes remaining
00000262	4780 C070				3634		BZ	SUCCESS	None: We're done
0000026A				0000021A	3636		LPR	CHNKLOOP R8,R9	Some: Make R8 <== positive remaining
0000026C	47F0 C01A			0000021A	3637		В	CHNKL00P	Go compare final chunk

SMA Ver.	0.2.1 CLCL	E-01-unalig	ned-buffers	s (Test CLCLE	instr	uctions)	15 Oct 2022 13:56:25 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				

				3640 * 3641 ******			rmal termination PSWs *************	
0000070				3643 SUCCESS			Normal completion	
	8200 C078		00000278	3645+SUCCESS 3646+	LPSW	0H DWAT0008		
0000278	000A0000 00000000			3647+DWAT0008	PSW	0,0,2,0,X'000000'		
				26/0 FATLURE	DWATT	LOAD VEC CODE DAD	Aba a a a a a a a a a a a a a a a a a a	
0000280				3650+FAILURE	DS	LOAD=YES,CODE=BAD 0H	Abnormal termination	
	8200 C088 000A0000 00010BAD		00000288			DWAT0009 0,0,2,0,X'010BAD'		
						, , ,		

ASMA Ver.	0.2.1 CLCL	E-01-unalig	ned-buffer	s (Test CLCLE	instr	tructions) 15 Oct 2022 13:56:25 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3655 *	Worki	**************************************	
				3657 * 3658 *		specific bug that was reported:	
				3659 * 3660 *	4DE	787FE B54 87F46 B54 787FF B53 87F47 B53	
				3661 * 3662 * 3663 * 3664 *	4DF F32	79252 100 8899A 100 (BOGUS!)	
				3665 * 3666 * 3667 *	FEA FEB	7930A 048 88A52 048 7930B 047 88A53 047	
				3668 ******		****************	
00000290 00000290 000002A8	00020320 00060000 0001			3670 3671 3672	LTORG	RG , Literals pool =A(BUFFER1,DATA1,BUFFER2,DATA2,BUFFSIZE,DATASIZE) =H'1'	
		00002000 00001032	00000001 00000001	3674 BUFFSIZE 3675 DATASIZE	•	(8*1024) X'1032'	
		00000320 00000A68	00000001 00000001	3677 BUFF10FF 3678 BUFF20FF		X'320' X'A68'	
000002AA 00020320	00000000 00000000	000002AA	00020320	3680 3681 BUFFER1	ORG DC	CLCLE+(1*(128*1024))+BUFF10FF (BUFFSIZE/8)XL8'00'	
00022320 00040A68	00000000 00000000	00022320	00040A68	3683 3684 BUFFER2	ORG DC	CLCLE+(2*(128*1024))+BUFF2OFF (BUFFSIZE/8)XL8'00'	
00042A68 00060000	00000000 00000000	00042A68	00060000	3686 3687 DATA1	ORG DC	CLCLE+(3*(128*1024)) X'60000' (DATASIZE)X'00' X'60000'	
00061032 00080000	00000000 00000000	00061032	00080000	3689 3690 DATA2	ORG DC	CLCLE+(4*(128*1024)) X'80000' (DATASIZE)X'00' X'80000'	
00081032 000804DE	FF	00081032	000804DE	3692 3693	ORG DC	DATA2+X'04DE' X'FF'	
000804DF 000804DF	FF	000804DF	000804DF	3695 3696	ORG DC	DATA2+X'04DF' X'FF'	
000804E0 00080FEA	FF	000804E0	00080FEA	3698 3699	ORG DC	DATA2+X'0FEA' X'FF'	
00080FEB 00080FEB	FF	00080FEB	00080FEB	3701 3702	ORG DC	DATA2+X'0FEB' X'FF'	
00080FEC		00080FEC	00081032	3704	ORG	DATA2+DATASIZE	

ASMA Ver.			CLE-01-unalign	ned-buffers		CLCLE	instr	uctions)		15 Oct	2022 13:56:	25	Page	10
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT									
					3706 *** 3707 *			**************************************	******	*****	******	****	****	
								******	******	*****	******	****	****	
			00000000 00000001		3710 R0 3711 R1		EQU EQU	0 1						
			00000002	00000001	3712 R2 3713 R3		EQU EQU	2 3						
			00000004		3714 R4		EQU EQU	4 5						
			00000006	00000001	3716 R6 3717 R7		EQU EQU	6 7						
			8000000	00000001	3718 R8 3719 R9		EQU EQU	, 8 9						
			000000A	00000001	3720 R10 3721 R11	2	EQU EQU	10 11						
			000000C	00000001	3722 R12 3723 R13	2	EQU EQU	12 13						
			0000000E		3724 R14	4	EQU EQU	14 15						
					3727		END							
					3/2/		END							

ASMA Ver. 0.2.1		CLCLE-01	-unalign	ed-buf	fers	(Test	CLCLE	instru	ctions)				15 Oct	2022	13:56:25	Page	11
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	RENCES												
BEGIN BUFF10FF	I U	000200 000320	2	3677	3544 3680	3563	3564											
BUFF20FF BUFFER1 BUFFER2	U X X	000A68 020320 040A68	1 8 8	3678 3681 3684	3683 3578 3578													
BUFFSIZE CHNKLOOP CLCLE	U I J	002000 00021A 000000	1 2 528434	3674 3586 3525	3681 3581 3528	3684 3635 3535	3578 3637 3543	3545	3680	3683	3686	3689						
CODE CONTINUE DATA1	2 I X	000000 000236 060000	528434 4 1	3525 3608 3687	3609 3578	3626												
DATA2 DATASIZE DWAT0008	X U 3	080000 001032 000278	1 1 8	3690 3675 3647	3692 3687 3646	3695 3690	3698 3704	3701 3578	3704	3578								
DWAT0009 FAILURE IMAGE	3 H 1	000288 000280 000000	8 2 528434	3652 3650 0	3651 3616													
NXTCHUNK R0 R1	I U U	00025C 000000 000001	2 1 1	3630 3710 3711	3610 3586 3588	3590 3594	3592 3602	3596 3625	3600	3608	3614	3623						
R10 R11 R12	U U U	00000A 00000B 00000C	1 1 1	3720 3721 3722	3614 3563	3615 3566	3567	3568	3570									
R13 R14 R15	U U U	00000D 00000E 00000F	1 1 1	3723 3724 3725	3564 3601 3603	3570 3608 3626	3571 3615	3624										
R2 R3 R4	U U U	000002 000003 000004	1 1 1	3712 3713 3714	3587 3589 3578	3590 3595 3586	3593 3600	3596										
R5 R6 R7	U U U	000005 000006 000007	1 1 1	3715 3716 3717	3587 3592 3593	3630 3601 3631												
R8 R9 SUCCESS	U U H	000008 000009 000270	1 1 2	3718	3580 3578	3582		3589 3633	3594 3636	3595	3602	3603	3630	3631	3633	3636		
=A(BUFFER1,DATA1,B	BUFFER2	,DATA2,B	UFFSIZE,	DATASI	ZE)													
=H'1'	A H	000290 0002A8	4 2	3671 3672	3578 3623	3624												

ASMA Ver.	0.2.1		CLCLE-01-unaligned-buffers	(Test CLCLE instruction	s)	15 Oct 2022 13:56:25	Page	12
MACRO	DEFN	REFEREN	ICES					
ANTR	140							
PROB	272							
RCHIND	432	3462						
RCHLVL	573	3461						
SAIPL	699	3541						
SALOAD	779	3524						
SAREA	834							
	1019							
PUWAIT	1102							
SECTS	1428	2644	2640					
WAIT WAITEND	1631 1688	3644 3643	3649					
ENADEV	1696	3043						
SA390	1796							
IOCB	1807							
OCBDS	1983							
OFMT	2017							
OINIT	2355							
OTRFR	2396							
RB	2444							
OINTER	2633							
PSWFMT	2661							
RAWAIT	2795							
RAWIO	2891							
SIGCPU	3049							
SMMGR	3107							
SMMGRB FRAP128	3207 3256							
TRAP126	3233	3526	3529					
TRAPS	3269	3320	3329					
ZARCH	3343							
ZEROH	3355							
ZEROL	3383							
ZEROLH	3411							
ZEROLL	3434							

DESC SYMBOL SIZE POS ADDR Entry: 0 Image IMAGE 528434 00000-81031 000000-81031 00000-81031 00000-81031 00000-81031 00000-81031 00000-81031 00000-81031 00000-81031 00000-81031 00000-81031 00000-81031 00000-81031 00000-81031 00000-81031 00000-81031 00000-81031 000000-81031 000000-81031 00000-8	ASMA Ver.	0.2.1	CI	.CLE-01-unalig	ned-buffers	(Test CLCLE instructions) 15 Oct 2022	13:56:25	Page	13
Entry: 0									
		STABOL	3122	103	ADDIN				
Image 19AACE 52834 00000-31831 00000-81831 Region CICCE 52834 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831 00000-81831		THA 65	500/0/	00000 04004	00000 04004				
	Region CSECT	CODE CLCLE	528434 528434 528434	00000-81031 00000-81031 00000-81031	00000-81031				

ASMA	Ver.	0.2.1	CLCLE-01-u	naligned-but	ffers	(Test (CLCLE in	structi	ons)			15 Oct	2022 13	3:56:25	Page	14
STMT FILE NAME																
1 2	c:\ C:\	Users\Fish\Do Users\Fish\Do	cuments\Visua cuments\Visua	al Studio 20 al Studio 20	008\Pro 008\Pro	jects\N jects\H	MyProjec Hercules	ts\ASMA _Git_I	-0\CLCLE- Harold\SA	-01-unaligne ATK-0\srcasm	ed-buffe n\satk.m	ers\CLCI nac	LE-01-uı	naligned	-buffers	s.asm
** NO ERRORS FOUND **																