```
Concurrent Block Update Consistency (CBUC) test
                                                                                             10 Dec 2020 14:45:09 Page
ASMA Ver. 0.2.1
 LOC
                            ADDR1
                                      ADDR2
           OBJECT CODE
                                              STMT
                                                 3 *
                                                 4 *
                                                             Concurrent Block Update Consistency (CBUC) test
                                                 5 *
                                                 6 **
                                                 7 *
                                                 8 *
                                                      According to the POP, when storing a doubleword into a doubleword
                                                 9 *
                                                      using a memory copy operations, the destination storage area as
                                                      seen by other CPUs should ALWAYS present the complete operation,
                                                      and not any intermediate value.
                                                12 *
                                                13 *
                                                      What this means is, if the destination doubleword is 111... and
                                                     another CPU moves 222... to that area, any CPU that accesses the
                                                14 *
                                                      destination doubleword should ALWAYS see either all 111... or all
                                                16 *
                                                      222... but NEVER any intermediate value such as 1122111122221122.
                                                17 *
                                                18 *
                                                      Even though the 'MVC' and other instructions behave as if they
                                                19 *
                                                     were moving one byte at a time, the hardware ensures that all
                                                20 * "Block Updates" (doubleword updates) are always CONSISTENT (i.e.
                                                21 * atomic), such that all bytes of a block are always updated at the
                                                22 *
                                                      same time and never piecemeal.
                                                23 *
                                                24 * This test attempts to detect any discrepancy in this area.
                                                26 ***********************
                                                27 *
                                                28 *
                                                                         Example test scripts
                                                29 *
                                                30 *
                                                                              (CBUC.tst)
                                                31 *
                                                32 * *Testcase CBUC (Concurrent Block Update Consistency)
                                                33 * defsvm
                                                                testdur 30 # (maximum test duration in seconds)
                                                34 * mainsize
                                                35 * numcpu
                                                36 * sysclear
                                                37 * archlvl
                                                                z/Arch
                                                38 * loadcore
                                                                "$(testpath)/CBUC.core"
                                                                "$(testpath)/CBUC.subtst" &
                                                                                               # ('&' = async thread!)
                                                39 * script
                                                40 * runtest
                                                                                               # (subtst will stop it)
                                                41 * *Done
                                                42 * numcpu 1
                                                43 *
                                                44 *
                                                                            (CBUC.subtst)
                                                45 *
                                                46 * # CBUC test 'stop' thread...
                                                47 * # This script is designed to run in a separate thread!
                                                48 * pause $(testdur) # Sleep for desired number of seconds
                                                49 * r 500=FF
                                                                     # And then force our test to stop
                                                50 *
                                                51 *
                                                52 ***********************
```

SMA Ver. 0.2.1	Concurr	ent Block	Update Consistency (CBUC) test	10 Dec 2020 14:45:09 Page 2
LOC OBJECT CODE	ADDR1	ADDR2	STMT	
			54 ************************************	**********
			56 * PROGRAMMII 57 *	NG NOTE
				termine our test duration. Rather, btst' script that controls how long
			60 * our test runs by sleeping for the 61 * seconds and then sets the 'STOP	he desired test duration number of FLAG' to a non-zero value to force
			62 * our test to end. Using a value 63 * we can always support the maximu 64 *	of zero for our loop value ensures um possible test duration.
			65 *******************	**********
	00000000		67 WRLOOPS EQU 0	Number of writer thread loops
	00000000	00000001	68 RDLOOPS EQU 0	Number of reader thread loops
			70 ******************	**********
			71 * 72 * CPU 1, in a tight loop, moves to	o the test area, using, in turn,
			73 * MVC, MVCL, and MVCLE, two alter 74 * and X'22222222222222.	
			75 *	n n tight loop waina MVC comics
			77 * the test area to a separate worl	n a tight loop, using MVC, copies k area and verifies that the value r X'222222222222222222222222222222222222
			79 * value is seen, then the test fa: 80 *	
			81 * For the test to be relevant, it	is best to perform this test on a
			82 * host system with more than one p 83 * (cores) that host system has, the 84 *	processor core. The more processors he better.
			85 * CPU 0: 86 *	
			87 * MVC WORK(8),DEST	
			89 * BNE FAIL`´	
			90 * CLC WORK(4),SRC1 91 * BE OK	
			92 * CLC WORK(4),SRC2 93 * BNE FAIL	
			94 *	
			95 * CPU 1: 96 *	
			97 * MVC DEST(8),SRC1 98 * MVCL DEST(8),SRC2 99 * MVCLE DEST(8),SRC1	
			100 * MVC DEST(8),SRC2 101 * MVCL DEST(8),SRC1	
			102 * MVCLE DEST(8),SRC2 103 * 104 ************************************	*********

ASMA Ver.	0.2.1	Concurr	rent Block	Update Consis	tency (CBUC) test	10 Dec 2020 14:45:09 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				106 3487	PRINT OFF PRINT ON		
				3489 ******	********	***********	
				3490 *	SATK prolog stuff		
				3491 ******	*******	************	
				3493	ARCHLVL MNOTE=NO		
				3495+\$AL	OPSYN AL		
				3496+\$ALR	OPSYN ALR		
				3497+\$B 3498+\$BAS	OPSYN B OPSYN BAS		
				3499+\$BASR	OPSYN BASR		
				3500+\$BC	OPSYN BC		
				3501+\$BCTR	OPSYN BCTR		
				3502+\$BE	OPSYN BE		
				3503+\$BH	OPSYN BH		
				3504+\$BL 3505+\$BM	OPSYN BL OPSYN BM		
				3506+\$BNE	OPSYN BNE		
				3507+\$BNH	OPSYN BNH		
				3508+\$BNL	OPSYN BNL		
				3509+\$BNM	OPSYN BNM		
				3510+\$BNO	OPSYN BNO		
				3511+\$BNP 3512+\$BNZ	OPSYN BNP OPSYN BNZ		
				3513+\$B0	OPSYN BO		
				3514+\$BP	OPSYN BP		
				3515+\$BXLE	OPSYN BXLE		
				3516+\$BZ	OPSYN BZ		
				3517+\$CH	OPSYN CH		
				3518+\$L 3519+\$LH	OPSYN L OPSYN LH		
				3520+\$LM	OPSYN LM		
				3521+\$LPSW	OPSYN LPSW		
				3522+\$LR	OPSYN LR		
				3523+\$LTR	OPSYN LTR		
				3524+\$NR	OPSYN NR		
				3525+\$SL 3526+\$SLR	OPSYN SL OPSYN SLR		
				3527+\$SR	OPSYN SR		
				3528+\$ST	OPSYN ST		
				3529+\$STM	OPSYN STM		
				3530+\$X	OPSYN X		
				3531+\$AHI	OPSYN AHI		
				3532+\$B 3533+\$BC	OPSYN J OPSYN BRC		
				3534+\$BE	OPSYN JE		
				3535+\$BH	OPSYN JH		
				3536+\$BL	OPSYN JL		
				3537+\$BM	OPSYN JM		
				3538+\$BNE	OPSYN JNE		

ASMA Ver.	0.2.1	Concur	rent Block	Update Consis	tency (CBUC) test	10 Dec 2020 14:45:09 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3539+\$BNH	OPSYN JNH		
				3540+\$BNL 3541+\$BNM	OPSYN JNL OPSYN JNM		
				3542+\$BNO	OPSYN JNO		
				3543+\$BNP	OPSYN JNP		
				3544+\$BNZ	OPSYN JNZ		
				3545+\$BO 3546+\$BP	OPSYN JO OPSYN JP		
				3540+\$BXLE	OPSYN JXLE		
				3548+\$BZ	OPSYN JZ		
				3549+\$CHI	OPSYN CHI		
				3550+\$AHI 3551+\$AL	OPSYN AGHI OPSYN ALG		
				3552+\$ALR	OPSYN ALG OPSYN ALGR		
				3553+\$BCTR	OPSYN BCTGR		
				3554+\$BXLE	OPSYN JXLEG		
				3555+\$CH	OPSYN COUT		
				3556+\$CHI 3557+\$L	OPSYN CGHI OPSYN LG		
				3558+\$LH	OPSYN LGH		
				3559+\$LM	OPSYN LMG		
				3560+\$LPSW	OPSYN LPSWE		
				3561+\$LR 3562+\$LTR	OPSYN LGR OPSYN LTGR		
				3563+\$NR	OPSYN NGR		
				3564+\$SL	OPSYN SLG		
				3565+\$SLR	OPSYN SLGR		
				3566+\$SR 3567+\$ST	OPSYN SGR OPSYN STG		
				3568+\$STM	OPSYN STMG		
				3569+\$X	OPSYN XG		

ASMA Ver.	0.2.1	Concurr	ent Block	Update Consist	ency (	CBUC) test	10 Dec 2020 14:45:09 Page 5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3572 * 3573 *	Initi with	ate the CBUC CSEC the location coun	**************************************
00000000 0000010 00000058 00000068 00000078 00000098 0000001A0 000001A0 000001C0 000001D0 000001F0	00020000 00000000 00020000 00000000 00020000 00000000	00000000 0000010 000000A8	00000807 00000058	3576 CBUC 3577+CBUC 3579+ 3580+ 3582+ 3583+ 3584+ 3585+ 3586+ 3587+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+	PSW ORG PSW PSW PSW ORG PSWZ PSWZ PSWZ PSWZ	0,CODE 0,0,2,0,X'008' CBUC+X'058' 0,0,2,0,X'018' 0,0,2,0,X'020' 0,0,2,0,X'028' 0,0,2,0,X'030' 0,0,2,0,X'038' CBUC+X'1A0'	64-bit Restart ISR Trap New PSW 64-bit External ISR Trap New PSW 64-bit Supervisor Call ISR Trap New PSW 64-bit Program ISR Trap New PSW 64-bit Machine Check Trap New PSW 64-bit Input/Output Trap New PSW Restart ISR Trap New PSW External ISR Trap New PSW Supervisor Call ISR Trap New PSW Program ISR Trap New PSW Machine Check Trap New PSW Input/Output Trap New PSW
				3596 ******* 3597 * 3598 *****	Defin	e the z/Arch REST	**************************************
00000200		00000200 00000200	00000001 000001A0	3600 PREVORG 3601 3602 *	EQU ORG	* CBUC+X'1A0'	>, <prog>,<addr>[,amode]</addr></prog>
000001A0 000001B0	00000001 80000000	000001B0	00000200	3603 3604	PSWZ ORG	0,0,0,0,X'200',6 PREVORG	4
				3606 ******* 3607 * 3608 *****	***** Creat ****	**************** e IPL (restart) P *************	**************************************
		00000000	00000807	3610 3611+CBUC	ASAIP CSECT		
00000200	00080000 00000200	00000000	00000000	3612+ 3613+	ORG	CBUC 90 0,0,0,0,BEGIN,	24
00000008	.,	00000008 00000000	00000200 00000807	3614+ 3615+CBUC	ORG CSECT	CBUC+512	Reset CSECT to end of assigned storage area

A C M A . M =	0 2 1		C		1 4 - 4 -	C	/ /	CDUC) to the	10 D - 2020 14 45 45	D
ASMA Ver.	0.2.1		Concurre	eut Block (	ураате	Consiste	ency (	CBUC) test	10 Dec 2020 14:45:09	Page 6
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT					
							*****		*********	****
					3618	*		The actual CBUC program	itself	
					3619	*****	*****	**********	*********	****
					2524			CDUC DO		
00000200			00000000		3621		USING	CBUC, R0	No base registers needed	
00000200	1 5 0 0				3623	BEGIN	SLR	R0,R0	Start clean	
00000200	4110 0001			00000001	3624	DEGIN	LA	R1,1	Request z/Arch mode	
00000202	1F22			0000001	3625		SLR	R2,R2	Start clean	
00000200					3626		SLR	R3,R3	Start clean	
	AE02 0012			00000012	3627		SIGP	R0,R2,X'12'	Request z/Arch mode	
0000020A	AL02 0012			00000012	3027		2101	NO, NZ, X 12	Request 2/Arch mode	
0000020E	1F11				3629		SLR	R1,R1	Start clean	
00000210	4120 0000			00000000	3630		LA	R2,0	Get our CPU number	
	4140 0224			00000224	3631		LA	R4,BEGIN2	Our restart entry point	
	4040 01AE				3632		STH	R4,X'1AE'	Update restart PSW	
	AE02 0006				3633		SIGP		Restart our CPU	
	47F0 0358			00000358			В	SIG1FAIL	WTF?! How did we get here?!	
									8-1-1	
00000224	4120 0001			00000001	3636	BEGIN2	LA	R2,1	Second CPU number	
00000228	4140 028C			0000028C	3637		LA	R4,WRITER	Point to its entry point	
0000022C	4040 01AE			000001AE	3638		STH	R4,X'1AE'	Update restart PSW '	
00000230	AE02 0006			00000006	3639		SIGP	RØ,R2,X'06'	Restart second CPU	
00000234	4770 0368			00000368	3640		BNZ	SIG2FAIL	WTF?! (SIGP failed!)	
00000238	B27C 0410			00000410	3642				Get entry TOD	
0000023C	D407 0410	0380	00000410	00000380	3643		NC	BEGCLOCK,=X'FFFFFFFC0000	0000' (0.25 seconds)	
00000242	B27C 0418					MATILOOP			Get current TOD	
00000246	D407 0418			00000380	3646		NC	NOWCLOCK, =X'FFFFFFFC0000		
0000024C		0410	00000418	00000410	3647		CLC		Has 0.25 seconds passed yet	[
00000252	4780 0242			00000242	3648		BE	WAITLOOP	Not yet. Keep waiting.	
00000256	5800 0378			00000378	3650	READER	L	RØ, RDCOUNT	R0 <== loop count	
0000025A						READLOOP		STOPFLAG, X'00'	Are we being asked to stop:	?
0000025E	4770 0322			00000322	3652		BNE	STOPTEST	Yes, then do so.	
									•	
00000262	D207 0800	0400	0080000	00000400	3654		MVC	WORK, READDEST	Grab copy of test value	
00000268	D507 0800	0501	00000800	00000501	3656		CLC	WORK, PATTERN1	Is it all the first pattern	
	4770 027A			0000027A	3657		BNE	READ2	No, check if second pattern	า
	4600 025A			0000025A	3658		BCT	RØ, READLOOP	Otherwise keep looping	
00000276	47F0 0322			00000322	3659		В	STOPTEST	Done!	
00000374	DE07 0000	0513	0000000	00000513	2001	DEADO	CLC	HORK DATTERNS	To it all the second watt	- m J
0000027A	D507 0800	0513	00000800	00000513		READ2	CLC	WORK, PATTERN2	Is it all the second patter	
	4770 0340				3662		BNE	FAILTEST PA PEADLOOD	No?! Then *FAIL* immediate	Ly!
00000288	4600 025A 47F0 0322			0000025A 00000322	3663 3664		BCT B	R0,READLOOP STOPTEST	Otherwise keep looping Done!	
00000200	4/10 0322			00000322	3004		ט	JIUTILJI	DOILE:	

ASMA Ver.	0.2.1	Concurr	ent Block	Update Consist	ency (	CBUC) test	10 Dec 2020 14:45:09 Page 7
LOC	ОВЈЕСТ (	CODE ADDR1	ADDR2	STMT			
0000028C 00000290 00000294	5800 037C 9500 0500 4770 0322		0000037C 00000500 00000322	3666 WRITER 3667 WRITLOOP 3668	L CLI BNE	R0,WRCOUNT STOPFLAG,X'00' STOPTEST	R0 <== loop count Are we being asked to stop? Yes, then do so.
00000298 0000029C	9180 0600 4780 02A6		00000600 000002A6	3669 3670 3671	TM BZ	OPTFLAG,OPTMVC NOMVC1	
000002A0	D20F 03FD 0	000003FD 000002A6	00000501	3672 3673 NOMVC1	MVC EQU	WRITDEST, PATTERN1 *	Move 1st pattern to target
000002AE 000002B2	9140 0600 4780 02BE 4160 03FD 4170 0010		00000600 000002BE 000003FD 00000010	3675 3676 3677 3678	TM BZ LA LA	OPTFLAG,OPTMVCL NOMVCL1 R6,WRITDEST R7,L'WRITDEST	R6> destination R7 <== destination length R8> source
000002BA	4180 0513 1897 0E68	000002BE	00000513	3679 3680 3681 3682 NOMVCL1	LA LR MVCL EQU	R8,PATTERN2 R9,R7 R6,R8	R9 <== source length move source to destination
000002C6	9120 0600 4780 02D8 4160 03FD 4170 0010		00000600 000002D8 000003FD 00000010	3684 3685 3686 3687	TM BZ LA LA	OPTFLAG,OPTMVCLE NOMVCLE1 R6,WRITDEST R7,L'WRITDEST	R6> destination R7 <== destination length
000002CE 000002D2	4180 0501 1897 A868 0000	000002D8	00000501 00000000 00000001	3688 3689 3690 3691 NOMVCLE1	LA LR MVCLE	R8,PATTERN1 R9,R7 R6,R8,0	R8> source R9 <== source length move source to destination
	9180 0600 4780 02E6		00000600 000002E6	3693 3694	TM BZ	OPTFLAG,OPTMVC NOMVC2	
000002E0	D20F 03FD 6	000003FD 000002E6	00000513 00000001	3695 3696 NOMVC2	MVC EQU	WRITDEST, PATTERN2 *	Move 1st pattern to target
	4180 0501		000003FD	3698 3699 3700 3701 3702 3703	TM BZ LA LA LA LA	OPTFLAG,OPTMVCL NOMVCL2 R6,WRITDEST R7,L'WRITDEST R8,PATTERN1 R9,R7	R6> destination R7 <== destination length R8> source R9 <== source length
000002FC	0E68	000002FE	00000001	3704 3705 NOMVCL2	MVCL EQU	R6, R8 *	move source to destination
00000302 00000306 0000030A 0000030E 00000312	4170 0010	00000318	000003FD 00000010 00000513	3707 3708 3709 3710 3711 3712 3713 3714 NOMVCLE2		OPTFLAG, OPTMVCLE NOMVCLE2 R6, WRITDEST R7, L'WRITDEST R8, PATTERN2 R9, R7 R6, R8, 0	R6> destination R7 <== destination length R8> source R9 <== source length move source to destination
	4600 0290 47F0 0322		00000290 00000322		BCT B	R0,WRITLOOP STOPTEST	Otherwise keep looping Done.

ASMA Ver.	0.2.1	Concurrer	nt Block l	Jpdate Consiste	ency (CBUC	) test	10 Dec 2020 14:45:09 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3720 *		PSWs	************* **********	
00000320	00			3723 FAILFLAG	DC	X'00'	X'FF' == test has failed	
00000322 00000326	9500 0320 4770 0340		00000320 00000340	3725 STOPTEST 3726		FAILFLAG,X'00' FAILTEST	Should test end normally? No! Test has failed!	
0000032A 0000032E	8200 0338		00000500 00000338	3729 3731+	DWAITEND LPSW DWA	Т0009	Tell the other CPU to stop Normal completion	
00000338	000A0000 00000000			3732+DWAT0009	PSWE390 0	,0,2,0,X'000000'		
	92FF 0320					FAILFLAG,X'FF'		
00000344 00000348			00000500 00000350	3736		LOAD=YES, CODE=BAD	Tell the other CPU to stop Abnormal termination	
00000350	000A0000 00010BAD			3738+DWAT0010	PSWE390 0	,0,2,0,X'010BAD'		
00000358	92FF 0500	6	00000500	3740 SIG1FAIL	MVI	STOPFLAG,X'FF'	Tell the other CPU to stop	
0000035C	8200 0360 000A0000 00010111		00000360	3741 3742+	DWAIT LPSW DWA	LOAD=YES, CODE=111	First SIGP failed	
	92FF 0500		00000500	3745 SIG2FAIL 3746	DWAIT	STOPFLAG,X'FF' LOAD=YES,CODE=222	Tell the other CPU to stop Second SIGP failed	
	8200 0370 000A0000 00010222	(	00000370	3747+ 3748+DWAT0012	LPSW DWA PSWE390 0	T0012 ,0,2,0,X'010222'		


ASMA Ver.	0.2.1	Concurr	ent Block	Update Consist	ency (	CBUC) test	10 Dec 2020 14:45:09 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
							*********** 2 ********
00000378 0000037C	00000000 00000000			3754 RDCOUNT 3755 WRCOUNT	DC DC	A(RDLOOPS) A(WRLOOPS)	Number of reader thread loops Number of writer thread loops
00000380 00000380	FFFFFFFF C0000000			3757 3758	LTORG	-X'FFFFFFFFC0000000'	Literals pool
00000388		00000388	000003F8	3760	ORG	CBUC+X'400'-8	
000003F8 000003FD	00000000 00			3762 3763 WRITDEST	DC DS	XL5'0000000000' 0CL16	Unaligned writer destination Writer thread destination
000003FD 00000400 00000408	C1C1C1 C2C2C2C2 C2C2C2C2 C1C1C1C1 C1			3764 3765 READDEST 3766	DC DC DC	CL3'AAA' CL8'BBBBBBBB' CL5'AAAAA'	MUST be doubleword ALIGNED!
00000410 00000418	00000000 00000000			3768 BEGCLOCK 3769 NOWCLOCK		D'0' D'0'	CPU 0 entry TOD CPU 0 start TOD
00000420		00000420	00000500	3771	ORG	CBUC+X'500'	Fixed address of 'stop' flag
00000500 00000501 00000511	00 C1C1C1C1 C1C1C1C1 0000			3773 STOPFLAG 3774 PATTERN1 3775		X'00' CL16'AAAAAAAAAAAAAAAAA' XL2'0000'	Set to non-zero to stop test Should be unaligned
00000513	C2C2C2C2 C2C2C2C2			3776 PATTERN2	DC	CL16'BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	Should also be unaligned
00000523		00000523	00000600	3778	ORG	CBUC+X'600'	Fixed address of 'option' flag
		00000080 00000040 00000020	00000001 00000001	3780 OPTMVC 3781 OPTMVCL 3782 OPTMVCLE	EQU EQU	X'80' X'40' X'20'	Use 'MVC' in write loop Use 'MVCL' in write loop Use 'MVCLE' in write loop
00000600	ΕØ	00000020	00000001	3784 OPTFLAG	_		/CLE) Test options flag
						<b>(</b> 1	,
00000601		00000601	00000800	3786	ORG	CBUC+X'800'	
00000800	40404040 40404040			3788 WORK	DC	CL8' '	MUST be doubleword ALIGNED!

MA Ver.	0.2.1	Concurr	ent Block	Update Cons	istency	(CBUC) test	-	10 Dec 2020 1	L4:45:09	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
		00000000	00000001	3791 RØ	EQU	0					
		00000001 00000002 00000003	00000001 00000001 00000001	3792 R1 3793 R2 3794 R3	EQU EQU EQU	1 2 3					
		00000004 00000005 00000006	00000001 00000001 00000001	3795 R4 3796 R5 3797 R6	EQU EQU EQU	4 5 6					
		00000007 00000008	00000001 00000001	3798 R7 3799 R8	EQU EQU	7 8					
		00000009 0000000A 0000000B	00000001 00000001 00000001	3800 R9 3801 R10 3802 R11	EQU EQU EQU	9 10 11					
		0000000C 0000000D 0000000E	00000001 00000001 00000001	3803 R12 3804 R13 3805 R14	EQU EQU EQU	12 13 14					
		0000000F	00000001	3806 R15	EQU	15					
				3808	END						

			Concurre	iic bio	ск ори	ace co	1131366	iicy (C	buc) t	CSL				IO DEC	2020 14:45	. 0 )	Page	11
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
EGCLOCK	D	000410	8	3768	3642	3643	3647											
BEGIN	Ī	000200	2	3623	3613													
BEGIN2	Ī	000224	4	3636	3631													
BUC	j	000000	2056	3577	3580	3587	3601	3612	3614	3760	3771	3778	3786	3621				
ODE	2	000000	2056	3577	5500	5507	3001	3012	3014	3700	J//1	3770	3700	3021				
WAT0009	3	000338	2030	3732	3731													
		000350		3738	3737													
WAT0010	3		8															
WAT0011	3	000360	8	3743	3742													
WAT0012	3	000370	8	3748	3747	2724												
AILFLAG	X	000320	1	3723	3725	3734												
AILTEST	Ţ	000340	4	3734	3662	3726												
MAGE	1	000000	2056	0														
IOMVC1	U	0002A6	1	3673	3671													
IOMVC2	U	0002E6	1	3696	3694													
IOMVCL1	U	0002BE	1	3682	3676													
IOMVCL2	U	0002FE	1	3705	3699													
IOMVCLE1	U	0002D8	1	3691	3685													
IOMVCLE2	U	000318	1	3714	3708													
IOWCLOCK	Ď	000418	8	3769	3645	3646	3647											
PTFLAG	R	000600	1	3784	3670	3675	3684	3693	3698	3707								
PTMVC	Ü	000080	1	3780	3670	3693	3784											
PTMVCL	Ü	000040	$\bar{1}$	3781	3675	3698	3784											
PTMVCLE	Ŭ	000020	1	3782	3684	3707	3784											
ATTERN1	C	000501	16	3774	3656	3672	3688	3702										
ATTERN2	Č	000513	16	3776	3661	3679	3695	3711										
REVORG	Ü	000200	1	3600	3604	3073	5055	J/11										
RE VORG	Ü	000200	1	3791	3621	3623	3627	3633	3639	3650	3658	3663	3666	3716				
	Ü	000000	1	3792	3624	3629	3027	3033	3033	3030	5056	3003	3000	3/10				
1			1		3024	3029												
10	U	00000A	1	3801														
11	U	00000B	1	3802														
12	U	00000C	1	3803														
13	U	00000D	1	3804														
14	U	00000E	1	3805														
15	U	00000F	1	3806														
2	U	000002	1	3793	3625	3627	3630	3633	3636	3639								
13	U	000003	1	3794	3626													
4	U	000004	1	3795	3631	3632	3637	3638										
15	U	000005	1	3796														
16	U	000006	1	3797	3677	3681	3686	3690	3700	3704	3709	3713						
17	U	000007	1	3798	3678	3680	3687	3689	3701	3703	3710	3712						
18	U	80000	1	3799	3679	3681	3688	3690	3702	3704	3711	3713						
19	U	000009	1	3800	3680	3689	3703	3712										
DCOUNT	Ā	000378	4	3754	3650													
DLOOPS	Ü	000000	1	68	3754													
EAD2	I	00027A	6	3661	3657													
READDEST	- C	000400	Ř	3765	3654													
READER	Ť	000256	4	3650	505.													
READLOOP	Ť	00025A	4	3651	3658	3663												
SIG1FAIL	Ī	00025A	4	3740	3634	5005												
SIG2FAIL		000358	4	3746	3640													
TUZLATE	I	000500	4	3745	3651	2667	2720	2725	27/0	2715								
TODELAC			1	<b>५</b> //५	うりうし	3667	3728	3735	3740	3745								
TOPFLAG TOPTEST	X I	000300	4	3725	3652	3659	3664	3668	3717									

MA Ver. 0.2.1			Concurre	nt Blo	ck Upd	ate Co	nsiste	ency (C	BUC) t	est				10 Dec	2020 14	:45:09	Page	12
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
ITLOOP RK	I C	000242 000800	4 8	3645 3788	3648 3654	3656	3661											
COUNT ITDEST	A C	00037C 0003FD	4 16	3755 3763	3666 3672			3686	3687	3695	3700	3701	3709	3710				
ITER ITLOOP LOOPS	I I U	00028C 000290 000000	4	3666 3667 67														
'FFFFFFFFC000000	70 ' X	000380	8	3758	3643	3646												

SMA Ver.	0.2.1			Concur	rent Block Update Consistency (CBUC) test	10 Dec 2020 14:45:09 Page	13
MACRO	DEFN	REFEREN	ICES				
NTR	172						
PROB	304						
RCHIND	464	3494					
RCHLVL	605	3493					
SAIPL	731	3610					
SALOAD	811	3576					
SAREA	866						
SAZAREA	1051						
PUWAIT	1134						
SECTS	1460						
VAIT	1663	3730	3736	3741	3746		
WAITEND	1720	3729					
NADEV	1728						
5A390	1828						
ОСВ	1839						
OCBDS	2015						
OFMT	2049						
OINIT	2387						
OTRFR	2428						
RB	2476						
DINTER	2665						
SWFMT	2693						
AWAIT	2827						
AWIO	2923						
IGCPU	3081						
MMGR	3139						
MMGRB	3239						
RAP128	3288	3588					
RAP64	3265	3578	3581				
RAPS	3301	3376	3361				
ARCH	227E						
	3375						
EROH	3387						
EROL EROLH	3415						
EKULH EDOLI	3443						
EROLL	3466						



ASMA Ver. 0.2.1	Concurrent Block Update Consistency (CBUC) test	10 Doc	2020 14:45	• 60	Dage	15
		IO DEC	2020 14.43	.03	rage	13
STMT  1 c:\Users\Fi	FILE NAME  ish\Documents\Visual Studio 2008\Projects\MyProjects\ASMA-0\CBUC\CBUC.asm  ish\Documents\Visual Studio 2008\Projects\Hercules\_Git\_Harold\SATK-0\srcasm\satk.	m > c				
2 C:\Users\Fi	.Sn\Documents\visual Studio 2008\Projects\Hercuies\_Git\_Haroid\SAIK-0\Srcasm\Saik.	mac				
** NO ERRORS FOUN	ND **					