ASMA Ver.	0.2.1 bfp-001-div	toint: Test	IEEE Divi	ide To I	Integer 17 Aug 2022 11:47:05 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				2 * 3 *	**************************************
				4 *	*Testcase IEEE DIVIDE TO INTEGER * Test case capability includes IEEE exceptions trappable and
				7 * 8 * 9 *	k
				10 * 11 * 12 *	**
				13 * 14 * 15 * 16 *	This test uses the Hercules Diagnose X'008' interface to display messages and thus your .tst runtest script
				17 * 18 *	k
				22 *	
				23 * 24 *	
				25 * 26 *	This assembly-language source file is part of the Hercules Binary Floating Point Validation Package
				27 * 28 * 29 *	
				30 *	Runtest *Compare dependency removed by Fish on 2022-03-08 PADCSECT macro/usage removed by Fish on 2022-03-08
				34 * 35 *	Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:
				36 * 37 * 38 * 39 *	1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
				40 * 41 *	c 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in
				42 * 43 * 44 *	distribution.
				45 * 46 * 47 *	3. The name of the author may not be used to endorse or promote products derived from this software without specific prior written permission.
				50 * 51 * 52 * 53 *	* DISCLAMER: THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER "AS IS" * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A * PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT * HOLDER BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
				55 *	* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY

) C	ODJECT CODE	VDDD1	V D D D 3	СТМТ	
OC .	OBJECT CODE	ADDR1	ADDR2	58	* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. *
				61	******************
				63	*
				64 65 66	*Outstanding Issues:  * - 'A' versions of instructions are not tested. Space for these added  * results has not been allowed for in the results areas. Eight
					<ul> <li>* - Initial execution on real hardware shows no inexact / truncated on</li> <li>* underflow; not sure this case can be created on Add. Finite</li> </ul>
					<ul> <li>* - The quantum exception is not tested. This is only available in the</li> <li>* 'A' mode instructions, and only the finite tests will detect a</li> </ul>
					<ul> <li>* and the selection of the instruction used for the test. Note: the</li> <li>* M4 rounding mode used with the 'A' instructions must be in the</li> </ul>
					<ul> <li>* - Note that the test case values selected for the rounding mode tests</li> <li>* will never trigger the quantum flag.</li> </ul>
				80 81	<ul><li>* - If Quantum exceptions can be created, they will be tested in the</li><li>* Finite tests.</li></ul>
				83 84	* 8 (at present) rounding mode test pairs. A pair of tests is
				85 86 87	* other way around.)
				88 89 90	
				0.2	*********************
				93	<ul><li>*</li><li>* Tests the following three conversion instructions</li></ul>
				96 97	* DIVIDE TO INTEGER (long BFP, RRE) *
				99	* Test data is compiled into this program. The test script that runs * this program can provide alternative test data through Hercules R * commands. *
				102 103 104	<ul><li>* Test Case Order</li><li>* 1) Short BFP basic tests, including traps and NaN propagation</li><li>* 2) Short BFP finite number tests, incl. partial and final results</li></ul>
				105 106 107	<ul> <li>* 3) Short BFP rounding, tests of quotient and remainder rounding</li> <li>* 4) Long BFP basic tests, including traps and NaN propagation</li> <li>* 5) Long BFP finite number tests, incl. partial and final results</li> </ul>
				109	<ul> <li>* 6) Short BFP rounding, tests of quotient and remainder rounding</li> <li>* Three input test sets are provided each for short and long</li> </ul>

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Divi	de To	Integer			17 Aug 2022 11:47:05 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
		0000000F	00000001	167 168	FPR15	EQU	15		
00000000		0000000 00024C00		169 170 171			*,R15 HELPERS,R12		
				172	* Above w * and in			15=0 after sysclear) start of load module)	
				176 177		*****	******	************	
				178 179	* Low cor		•	rt PSW, and Program Check Routine.	
				180	*****	*****	******	*************	
00000000 0000008E	0000	00000000	0000008E	182 183 184	PCINTCD	ORG DS	STRTLABL+X'8E' H	Program check interrution code	
		00000150	00000001		PCOLDPSW	EQU	STRTLABL+X'150'	z/Arch Program check old PSW	
00000090	0000001 0000000	00000090	000001A0	187		ORG	STRTLABL+X'1A0'		
	00000001 80000000	00000100	00000100	188 189		DC	X'0000000180000		
000001B0 000001D0	00000000 00000000	000001B0	000001D0	190 191		ORG DC	STRTLABL+X'1D0' X'00000000000000	'z/Arch Program check NEW PSW 3000',AD(PROGCHK)	
				192 193		n check	k routine. If D	Data Exception, continue execution at	
				194 195	* the ins	struct: d to co	ion following th	ne program check. Otherwise, hard wait. Il interesting DXC stuff is captured	
000001E0		000001E0	00000200	197 198		ORG	STRTLABL+X'200'		
00000200 00000200	9507 F08F		0000008F	199 200	PROGCHK	DS CLI		Program check occured Data Exception?	
	A774 0004 B2B2 F150		0000020C 00000150	201 202		JNE	PCNOTDTA PCOLDPSW	<pre>no, hardwaityes, resume program execution</pre>	
	900F F23C		0000023C		PCNOTDTA	_		S Save registers	
	58C0 F27C 4DD0 C000		0000027C 00024C00	205 206		BAS	R12,AHELPERS R13,PGMCK	Get address of helper subroutines Report this unexpected program check	
	980F F23C		0000023C	207		LM		Restore registers	
0000021C 0000021E				209 210		LTR BNZR	R14,R14 R14	Return address provided? Yes, return to z/CMS test rig.	
00000220	B2B2 F228		00000228	211	DDCCDC:	LPSWE	PROGPSW	Not data exception, enter disabled wait	
	00020000 00000000 B2B2 F2E0		000002E0		PROGPSW FAIL	DC LPSWE	0D'0',X'0002000 FAILPSW	000000000',XL6'00',X'DEAD' Abnormal end Not data exception, enter disabled wait	
0000023C	00000000 00000000			214	SAVEREGS	DC	16F'0'	Registers save area	
0000027C	00024000			215	AHELPERS	DC	A(HELPERS)	Address of helper subroutines	

ASMA Ver.	0.2.1	bfp-001-divto	int: Test	IEEE Divid	le To	Integer			17 Aug 2022 11:47:05 Page 8
LOC	ОВЈ	JECT CODE	ADDR1	ADDR2	STMT				
					353 354		****	******	***********
					355 356	* Perform Di * set of tes	sts	performs basic	using provided short BFP input pairs. This c checks of Divide To Integer emulation te non-zero numbers.
					358 359 360 361 362 363	* Four resul * 1) Divide * 2) Multip * 3) Divide * 4) Multip	lts e to oly e to	(six values) a integer with integer quotic integerwith a	are generated for each input: all exceptions non-trappable (two values) ent by divisor, add remainder (one value) all exceptions trappable (two values) ent by divisor, add remainder (one value)
					366	* The FPCR a * Multiply a			e is stored for each result. Note: the on does not set the condition code.
					369	* Results tw * of the int		nd four (mult: r quotient and	iply and add) validate the calculation d remainder.
					370 371		****	******	***********
				00000000 00000008	374	DIEBRF LM		R2,R3,0(R10) R7,R8,8(R10)	Get address of result area and flag area.
					375 376 377 378		₹	R2,R2 R13 R12,0	Any test cases? No, return to caller Set top of loop
000003E0 000003E4		3000		000002F4 00000000	379 380	LFF LE		FPCREGNT FPR0,0(,R3)	Set exceptions non-trappable Get short BFP dividend
000003E8 000003EC 000003F0	B374 0	0020		00000004	381 382 383	DIE	ER	FPR1,4(,R3) FPR2 FPR0,FPR2,FPR	Get short BFP divisor Zero remainder register 1,0 Div to Int FPR0/FPR1, M4=use FPCR
000003F4 000003F8	7000 7 7020 7	7004		00000000 00000004	384 385 386	STE Ste	E	FPR0,0(,R7) FPR2,4(,R7)	Quotient in FPR2, remainder in FPR0 Store short BFP remainder Store short BFP quotient
000003FC 00000400 00000404	B29C 8 B222 6 8800 6	000		00000000 0000001C	387 388 389	STF IPM SRL	4	0(R8) R0 R0,28	Store resulting FPCR flags and DXC Retrieve condition code Move CC to low-order r0, dump prog mask
	4200 8			00000003	390 391	* STC	C	R0,3(,R8)	Store in last byte of FPCR  R0 has remainder, FPR2 has integer quotient
0000040C 00000410	B29D F B30E 0			000002F4	393 394 395	* LFF MAE	PC .	FPCREGNT	Set exceptions non-trappable 1 Multiply and add to recreate inputs
00000414 00000418	7000 7 B29C 8	3004		00000008 00000004	396 397 398	STE Ste	FPC	FPR0,8(,R7) 4(R8)	Sum of product and remainder in FPR0 Store short BFP product-sum Store resulting FPCR flags and DXC
	B222 6 8800 6 4200 8	001C		0000001C 00000007	399 400 401	IPM SRL STC	L	R0 R0,28 R0,7(,R8)	Retrieve condition code Move CC to low-order r0, dump prog mask Store in last byte of FPCR
	B29D F 7800 3	3000		000002F8 00000000	402 403 404	LFF LE		FPCREGTR FPR0,0(,R3)	Set exceptions trappable Get short BFP dividend
00000434	7810 3 B374 6 B353 2	0020		00000004	405 406 407		ER	FPR1,4(,R3) FPR2 FPR0,FPR2,FPR2	Get short BFP divisor Zero remainder register 1,0 Div to Int FPR0/FPR1, M4=use FPCR

ASMA Ver.	0.2.1 bfp-001-di	vtoint: Test	IEEE Divi	de To I	nteger		17 Aug 2022 11:47:05 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				408 *			Quotient in FPR2, remainder in FPR0	
0000043C	7000 7010		00000010	409	STE	FPR0,16(,R7)	Store short BFP remainder	
00000440	7020 7014		00000014	410	STE	FPR2,20(,R7)		
00000444	B29C 8008		80000008	411	STFPC	8(R8)	Store resulting FPCR flags and DXC	
00000448	B222 0000			412		RØ	Retrieve condition code	
0000044C			0000001C	413	SRL	R0,28	Move CC to low-order r0, dump prog mask	
00000450	4200 800B		0000000В	414	STC	R0,11(,R8)	Store in last byte of FPCR	
				415 *		dii ED	DO has assisted FDD2 has interes sortiont	
				416 * 417 *		as alvisor, FP	RO has remainder, FPR2 has integer quotient	
00000454	B29D F2F4		000002F4	417 * 418		FPCREGNT	Set exceptions non-trappable	
00000454	B30E 0021		000002F4	419			1 Multiply and add to recreate inputs	
00000+30	D301 0021			420 *	HALDI	1110,1110,1111	Sum of product and remainder in FPR0	
0000045C	7000 7018		00000018	421	STE	FPR0,24(,R7)	Store short BFP remainder	
00000460	B29C 800C		0000000C	422		12(R8)	Store resulting FPCR flags and DXC	
00000464	B222 0000			423		RØ`´	Retrieve condition code	
00000468	8800 001C		0000001C	424		R0,28	Move CC to low-order r0, dump prog mask	
0000046C	4200 800F		0000000F	425	STC	R0,15(,R8)	Store in last byte of FPCR	
				426				
				427 *				
00000470	4130 3008		00000008	428	LA	R3,8(,R3)	Point to next input value pair	
00000474	4170 7020		00000020	429	LA	R7,32(,R7)	Point to next quo&rem result value pair	
00000478 0000047C	4180 8010 062C		00000010	430 431	LA BCTR	R8,16(,R8)	Point to next FPCR result area	
0000047C	07FD			431	BR	R2,R12 R13	Convert next input value. All converted; return.	
0000047E	0/10			432	אט	KIJ	AII Converted, return.	

LOC OBJECT CODE ADDR1 ADDR2 STMT  434 **********************************	ly
435 * 436 * The next tests operate on finite number input pairs and exhastive 437 * test rounding modes and partial and final results. 438 * 439 * Two rounding modes can be specified for each operation: one for t 440 * quotient, specified in the M4 field, and the second for the 441 * remainder, specified in the FPCR. 442 * 443 * Because six unique rounding modes can be specified in for the 444 * quotient and four for the remainder, there are a lot of results t 445 * need to be evaluated. Note: M4 rounding mode zero, use FPCR rour 446 * mode, is not tested because it duplicates one of the six explicit 447 * M4 rounding modes. Which one depends on the current FPCR setting 448 * 449 * The M4 rounding mode is assembled into the instruction. Back in	ly
437 * test rounding modes and partial and final results. 438 *  439 * Two rounding modes can be specified for each operation: one for t  440 * quotient, specified in the M4 field, and the second for the  441 * remainder, specified in the FPCR.  442 *  443 * Because six unique rounding modes can be specified in for the  444 * quotient and four for the remainder, there are a lot of results t  445 * need to be evaluated. Note: M4 rounding mode zero, use FPCR rour  446 * mode, is not tested because it duplicates one of the six explicit  447 * M4 rounding modes. Which one depends on the current FPCR setting  448 *  449 * The M4 rounding mode is assembled into the instruction. Back in	•
439 * Two rounding modes can be specified for each operation: one for t 440 * quotient, specified in the M4 field, and the second for the 441 * remainder, specified in the FPCR. 442 * 443 * Because six unique rounding modes can be specified in for the 444 * quotient and four for the remainder, there are a lot of results t 445 * need to be evaluated. Note: M4 rounding mode zero, use FPCR rour 446 * mode, is not tested because it duplicates one of the six explicit 447 * M4 rounding modes. Which one depends on the current FPCR setting 448 * 449 * The M4 rounding mode is assembled into the instruction. Back in	he
443 * Because six unique rounding modes can be specified in for the 444 * quotient and four for the remainder, there are a lot of results t 445 * need to be evaluated. Note: M4 rounding mode zero, use FPCR roun 446 * mode, is not tested because it duplicates one of the six explicit 447 * M4 rounding modes. Which one depends on the current FPCR setting 448 * 449 * The M4 rounding mode is assembled into the instruction. Back in	
446 * mode, is not tested because it duplicates one of the six explicit 447 * M4 rounding modes. Which one depends on the current FPCR setting 448 * 449 * The M4 rounding mode is assembled into the instruction. Back in	
449 * The M4 rounding mode is assembled into the instruction. Back in	J
450 * day, this would be a perfect candidate for an Execute instructoir 451 * But the M4 field is not located such that it can be modified by	
452 * an Execute instruction. So we will still use Execute, but only t 453 * select one of six DIEBR instructions for execution. That way we	can
454 * build an outer loop to iterate through the four FPCR modes, and a 455 * inner loop to use each of the six M4-specified rounding modes.  456 *	
457 ************************************	* * * *
00000480 9823 A000 00000000 459 DIEBRRM LM R2,R3,0(R10) Get count and address of test input va 00000484 9878 A008 00000008 460 LM R7,R8,8(R10) Get address of result area and flag ar 00000488 1222 461 LTR R2,R2 Any test cases?	
0000048A 078D       462       BZR R13      No, return to caller         0000048C 1711       463       XR R1,R1       Zero register 1 for use in IC/STC/inde         0000048E 0DC0       464       BASR R12,0       Set top of test case loop	xing
465 00000490 4150 0004 0000004 466 LA R5,FPCMCT Get count of FPC modes to be tested 00000494 0D90 468 *	
469 * Update model FPC register settings with the BFP rounding mode for 470 * this iteration of the loop.	
00000496 4315 F6F3	
0000049A 4140 0006 0000006 474 LA R4,D2IMCT Get count of M4 modes to be tested 0000049E 0D60 475 BASR R6,0 Set top of rounding mode inner loop 476 *	
477 * Non-trap execution of the instruction. 478 *	
000004A0       B29D F2F4       000002F4       479       LFPC FPCREGNT       Set exceptions non-trappable, clear fl         000004A4       4315 F6F3       000006F3       480       IC       R1,FPCMODES-L'FPCMODES(R5)       Get next FPC mode         000004A8       B2B8 1000       00000000       481       SRNMB 0(R1)       Set FPC Rounding Mode         0000004AC       7800 3000       00000000       482       LE       FPR0,0(,R3)       Get short BFP dividend	ags
000004B0 7810 3004 00000004 483 LE FPR1,4(,R3) Get short BFP divisor 000004B4 B374 0020 484 LZER FPR2 Zero remainder register	
000004B8       4314 F6F7       000006F7       485       IC       R1,D2IMODES-L'D2IMODES(R4)       Get index DIEBR inst tab         000004BC       4401 F700       00000700       486       EX       0,DIEBRTAB(R1)       Execute Divide to Integer         000004C0       7000       7000       00000000       487       STE       FPR0,0(,R7)       Store short BFP quotient         0000004C4       7020       7004       00000004       488       STE       FPR2,4(,R7)       Store short BFP quotient	TE

000004C8 B29C 8000 00000000000000000000000000000000		c 10 integer			17 Aug 2022 11.47.03 Tage 1
00004CC       B222       0000         00004D0       8800       001C       0006         00004D4       4200       8003       0006         00004D8       B29D       F2F8       0006         00004D0       4315       F6F3       0006         00004E0       B2B8       1000       0006         00004E4       7800       3000       0006         00004E8       7810       3004       0006         00004E0       B374       0020       0006         00004F0       4314       F6F7       0006         00004F4       4401       F700       0006         00004F0       7020       700C       0006         00004F0       7020       700C       0006         0000500       B29C       8004       0006         0000504       B222       0000       0006         0000505       4200       8007       0006         0000514       4180       8008       0006         000051A       0659       0006       0006       0006	ADDR2 S	STMT			
00004CC       B222       0000         00004D0       8800       001C       0006         00004D4       4200       8003       0006         00004D8       B29D       F2F8       0006         00004D0       4315       F6F3       0006         00004E0       B2B8       1000       0006         00004E4       7800       3000       0006         00004E8       7810       3004       0006         00004E0       B374       0020       0006         00004F0       4314       F6F7       0006         00004F4       4401       F700       0006         00004F0       7020       700C       0006         00004F0       7020       700C       0006         0000500       B29C       8004       0006         0000504       B222       0000       0006         0000508       8800       001C       0006         0000510       4170       7010       0006         0000514       4180       8008       0006         000051A       0659       0659	000000	489	STFPC	0(R8)	Store resulting FPCR flags and DXC
00004D4 4200 8003 0000  00004D8 B29D F2F8 0000 00004DC 4315 F6F3 0000 00004E0 B2B8 1000 0000 00004E4 7800 3000 0000 00004E8 7810 3004 0000 00004F0 4314 F6F7 0000 00004F4 4401 F700 0000 00004F8 7000 7008 0000 00004F0 7020 700C 0000 0000500 B29C 8004 0000 0000504 B222 0000 0000508 8800 001C 0000 0000510 4170 7010 0000 0000518 0646		490	IPM	RÒ	Retrieve condition code
00004D8 B29D F2F8 0006 00004DC 4315 F6F3 0006 00004E0 B2B8 1000 0006 00004E4 7800 3000 0006 00004E8 7810 3004 0006 00004F0 4314 F6F7 0006 00004F4 4401 F700 0006 00004FC 7020 700C 0006 0000500 B29C 8004 0006 0000504 B222 0000 0006 0000508 8800 001C 0006 0000510 4170 7010 0006 0000518 0646	00001C	491	SRL	R0,28	Move CC to low-order r0, dump prog mask
000004DC 4315 F6F3 0000 000004E0 B2B8 1000 0000 000004E4 7800 3000 0000 000004E8 7810 3004 0000 000004EC B374 0020 000004F0 4314 F6F7 0000 000004F8 7000 7008 0000 000004FC 7020 700C 0000 00000500 B29C 8004 0000 00000504 B222 0000 0000050C 4200 8007 00000 00000514 4180 8008 0000		492	STC	R0,3(,R8)	Store in last byte of FPCR
000004DC 4315 F6F3 0000 000004E0 B2B8 1000 0000 000004E4 7800 3000 0000 000004EC B374 0020 000004F0 4314 F6F7 0000 000004F8 7000 7008 0000 000004FC 7020 700C 0000 00000500 B29C 8004 0000 00000504 B222 0000 0000050C 4200 8007 0000 00000514 4180 8008 0000		493 *			
000004DC 4315 F6F3 0000 000004E0 B2B8 1000 0000 000004E4 7800 3000 0000 000004E8 7810 3004 0000 000004EC B374 0020 000004F0 4314 F6F7 0000 000004F8 7000 7008 0000 000004FC 7020 700C 0000 00000500 B29C 8004 0000 00000504 B222 0000 0000050C 4200 8007 00000 00000514 4180 8008 0000			nabled	execution of	the instruction.
000004DC 4315 F6F3 0000 000004E0 B2B8 1000 0000 000004E4 7800 3000 0000 000004E8 7810 3004 0000 000004EC B374 0020 000004F0 4314 F6F7 0000 000004F8 7000 7008 0000 000004FC 7020 700C 0000 00000500 B29C 8004 0000 00000504 B222 0000 0000050C 4200 8007 00000 00000514 4180 8008 0000		495 * 496	LEDC	FDCDFCTD	Cot eventions themsels sleep floor
000004E0       B2B8       1000       0000         000004E4       7800       3000       0000         000004E8       7810       3004       0000         000004F0       4314       F6F7       0000         000004F4       4401       F700       0000         000004FC       7020       700C       0000         0000500       B29C       8004       0000         0000504       B222       0000       0000         00000508       8800       001C       0000         0000050C       4200       8007       0000         00000514       4180       8008       0000         00000518       0646       0000       0000		497	IC	FPCREGTR	Set exceptions trappable, clear flags 'FPCMODES(R5) Get next FPC mode
00004E4 7800 3000 0000 00004E8 7810 3004 0000 00004EC B374 0020 00004F0 4314 F6F7 0000 00004F4 4401 F700 0000 00004FC 7020 700C 0000 0000500 B29C 8004 0000 0000504 B222 0000 000050C 4200 8007 0000 0000514 4180 8008 0000 0000518 0646		498		0(R1)	Set FPC Rounding Mode
000004E8 7810 3004 0000 000004EC B374 0020 000004F0 4314 F6F7 0000 000004F4 4401 F700 0000 000004FC 7020 700C 0000 0000500 B29C 8004 0000 0000504 B222 0000 000050C 4200 8007 0000 0000510 4170 7010 0000 0000514 4180 8008 0000		499	LE	FPR0,0(,R3)	
00004EC B374 0020 00004F0 4314 F6F7 000 000004F4 4401 F700 0000 000004FC 7020 700C 0000 0000500 B29C 8004 0000 0000504 B222 0000 0000508 8800 001C 0000 0000050C 4200 8007 0000 00000510 4170 7010 0000 00000514 4180 8008 0000		500	LE	FPR1,4(,R3)	Get short BFP divisor
000004F4		501	LZER	FPR2	Zero remainder register
000004F8 7000 7008 0000 000004FC 7020 700C 0000 00000500 B29C 8004 0000 00000504 B222 0000 0000050C 4200 8007 0000 00000510 4170 7010 0000 00000514 4180 8008 0000 00000518 0646	0006F7	502	IC	R1,D2IMODES-L	'D2IMODES(R4) Get index DIEBR inst table
000004FC 7020 700C 0000 00000500 B29C 8004 0000 00000504 B222 0000 00000508 8800 001C 0000 0000050C 4200 8007 0000 00000510 4170 7010 0000 00000514 4180 8008 0000 00000518 0646		503	EX	0,DIEBRTAB(R1	) Execute Divide to Integer
0000500 B29C 8004 0000 0000504 B222 0000 0000508 8800 001C 0000 0000510 4170 7010 0000 0000514 4180 8008 0000 0000518 0646		504	STE	FPR0,8(,R7)	Store short BFP remainder
0000504 B222 0000 0000508 8800 001C 0000 000050C 4200 8007 0000 0000510 4170 7010 0000 0000514 4180 8008 0000 0000518 0646		505	STE	FPR2,12(,R7)	Store short BFP quotient
00000508 8800 001C 0000 0000050C 4200 8007 0000 00000510 4170 7010 0000 00000514 4180 8008 0000 00000518 0646		506		4(R8)	Store resulting FPCR flags and DXC
0000050C 4200 8007 0000 00000510 4170 7010 0000 00000514 4180 8008 0000 00000518 0646		507	IPM	R0	Retrieve condition code
00000510 4170 7010 0000 00000514 4180 8008 0000 00000518 0646		508 509	SRL STC	R0,28 R0,7(,R8)	Move CC to low-order r0, dump prog mask Store in last byte of FPCR
00000514 4180 8008 0000 00000518 0646 0000051A 0659		510 *	310	(۱۵۰ / ر	Store in fast byte of Frek
00000514 4180 8008 0000 00000518 0646 0000051A 0659		511	LA	R7,16(,R7)	Point to next quo&rem result value pair
00000518 0646 0000051A 0659		512	LA	R8,8(,R8)	Point to next FPCR result area
000051A 0659		513 *		- , - (, - ,	
		514	BCTR	R4,R6	Iterate inner loop
		515 *			
			M4 mo	des to be test	ed.
		517 *	DCTD	DE DO	Though out a loop
0000051C 4130 3008 0000		518 519 *	BCIK	R5,R9	Iterate outer loop
0000051C 4130 3008 0000			EDC m	odes to be tes	ted with each M4 mode. Advance to
0000051C 4130 3008 0000		521 * next t			ted with eath 194 mode. Advance to
000051C 4130 3008 0000		522 *	csc ca.	J.,	
		523	LA	R3,8(,R3)	Point to next input value pair
0000520 062C		524		R2,R12	Divide next input value lots of times
		525 *		·	· · · · · · · · · · · · · · · · · · ·
00000522 07FD		526	BR	R13	All converted; return.

ASMA Ver.	0.2.1	bfp-001-di	vtoint: Test	IEEE Divid	de To	Integer			17 Aug 2022 11:47:05 Page	12
LOC	ОВЈ	ECT CODE	ADDR1	ADDR2	STMT					
					529 530	* * Perform	n Divid	de to Integer (	**************************************	
					532 533	* not fir	nite nu	umbers.	ated for each input: one with all	
					535	* except: * trappal	ions no	on-trappable, a	and the second with all exceptions condition code is stored for each result.	
							*****	******	************	
00000524 00000528 0000052C	9823 A 9878 A 1222			00000000 00000008	540 541 542	DIDBRNF	LM LM LTR	R2,R3,0(R10) R7,R8,8(R10) R2,R2	Get count and address of test input values Get address of result area and flag area. Any test cases?	
0000052E	078D 0DC0				543 544		BZR BASR	R13 R12,0	No, return to caller Set top of loop	
00000532	B29D F	2F4		000002F4	545 546	*	LFPC	FPCREGNT	Set exceptions non-trappable	
00000536 0000053A 0000053E	6800 30 6810 30 B375 00	000 008 020		00000000 00000008	547 548 549		LD LD LZDR	FPR0,0(,R3) FPR1,8(,R3) FPR2	Get long BFP dividend Get long BFP divisor Zero remainder register	
00000542 00000546	B35B 20			00000000	550 551 552	*	DIDBR STD	<pre>FPR0, FPR2, FPR3 FPR0, 0(, R7)</pre>	1,0 Div to Int FPR0/FPR1, M4=use FPCR Quotient in FPR2, remainder in FPR0 Store long BFP remainder	
0000054A 0000054E 00000552	6020 70 B29C 80 B222 00	000		00000008 00000000	553 554 555		STD STFPC IPM	FPR2,8(,R7) 0(R8) R0	Store long BFP quotient Store resulting FPCR flags and DXC Retrieve condition code	
00000556 0000055A	8800 00 4200 80	01C		0000001C 00000003	556 557 558	*	SRL STC	R0,28 R0,3(,R8)	Move CC to low-order r0, dump prog mask Store in last byte of FPCR	
0000055E 00000562 00000566	B29D F3 6800 30 6810 30	000		000002F8 00000000 00000008	559 560 561		LFPC LD LD	FPCREGTR FPR0,0(,R3) FPR1,8(,R3)	Set exceptions trappable Get long BFP dividend Get long BFP divisor	
0000056A 0000056E	B375 00 B35B 20				562 563 564	*	LZDR DIDBR	FPR2	Zero remainder register 1,0 Div to Int FPR0/FPR1, M4=use FPCR Quotient in FPR2, remainder in FPR0	
00000572 00000576 0000057A	6000 70 6020 70 B29C 80	018		00000010 00000018 00000004	565 566 567		STD STD STFPC	FPR0,16(,R7) FPR2,24(,R7) 4(R8)	Store long BFP remainder Store long BFP quotient Store resulting FPCR flags and DXC	
0000057E 00000582 00000586	B222 00 8800 00 4200 80	01C		0000001C 00000007	568 569 570		IPM SRL STC	R0 R0,28 R0,7(,R8)	Retrieve condition code Move CC to low-order r0, dump prog mask Store in last byte of FPCR	
0000058A 0000058E	4130 30 4170 70	020		00000010 00000020	571 572 573	*	LA LA	R3,16(,R3) R7,32(,R7)	Point to next input value pair Point to next quo&rem result value pair	
00000592 00000596 00000598	4180 80 062C 07FD	008		00000008	574 575 576		LA BCTR BR	R8,8(,R8) R2,R12 R13	Point to next FPCR result area Convert next input value. All converted; return.	

ASMA Ver.	0.2.1	bfp-001-divto	int: Test	IEEE Divid	de To	Integer		17 Aug 2022 11:47:05 Page 13
LOC	OB	JECT CODE	ADDR1	ADDR2	STMT			
					578 579		******	***********
					581	* set of tests	performs basi	using provided long BFP input pairs. This c checks of Divide To Integer emulation te non-zero numbers.
					583 584	* * Four results	(six values)	are generated for each input:
					586 587 588	<pre>* 2) Multiply * 3) Divide t * 4) Multiply</pre>	integer quotion integerwith	all exceptions non-trappable (two values) ent by divisor, add remainder (one value) all exceptions trappable (two values) ent by divisor, add remainder (one value)
					591	* The FPCR and * Multiply and		e is stored for each result. Note: the on does not set the condition code.
					594	* Results two * of the integ		iply and add) validate the calculation d remainder.
					595 596		*****	************
0000059A 0000059E				00000000 00000008	598 599	DIDBRF LM LM	R2,R3,0(R10) R7,R8,8(R10)	
000005A2 000005A4 000005A6	078D				600 601 602	LTR BZR BASR	R2,R2 R13 R12,0	Any test cases?No, return to caller Set top of loop
000005A8 000005AC				000002F4 00000000	603 604 605			Set exceptions non-trappable R3) Get long BFP dividend
000005B0 000005B4 000005B8	B375 (	0020		00000008	606 607 608	LD LZDR DIDBR	FPR2	R3) Get long BFP divisor Zero remainder register 1,0 Div to Int FPR0/FPR1, M4=use FPCR
000005BC 000005C0	6000 T			00000000 00000008	609 610 611	* STD STD	FPR0,0*32+0(,	Quotient in FPR2, remainder in FPR0 R7) Store long BFP remainder R7) Store long BFP quotient
000005C4 000005C8 000005CC	B29C 8 B222 6	3000 3000		00000000 000001C	612 613 614		0*4(R8) R0 R0,28	Store resulting FPCR flags and DXC Retrieve condition code Move CC to low-order r0, dump prog mask
000005D0	4200 8			00000010	615 616	* STC	R0,0*4+3(,R8)	Store in last byte of FPCR  R0 has remainder, FPR2 has integer quotient
000005D4 000005D8	B29D I B31E (			000002F4	618 619 620	* LFPC	FPCREGNT	Set exceptions non-trappable 1 Multiply and add to recreate inputs
000003DC 000005DC 000005E0	6000 T	7010		00000010 00000004	621 622 623	* STD		Sum of product and remainder in FPR0 ,R7) Store short BFP product-sum Store resulting FPCR flags and DXC
000005E4 000005E8	B222 (8	0000 001C		0000001C	624 625	IPM SRL	R0 R0,28	Retrieve condition code Move CC to low-order r0, dump prog mask
000005EC 000005F0	B29D I	F2F8		00000007 000002F8	626 627 628	LFPC	FPCREGTR	Store in last byte of FPCR Set exceptions trappable
000005F4 000005F8 000005FC	6800 3 6810 3 B375 6	3008		00000000	629 630 631	LD LD LZDR	FPR0,0(,R3) FPR1,8(,R3) FPR2	Get long BFP dividend Get long BFP divisor Zero remainder register
00000600	B35B 2				632			1,0 Div to Int FPR0/FPR1, M4=use FPCR

ASMA ver.	0.2.1 b+p-001-div	toint: lest lee	E Divide To	Integer		1/ Aug 2022 11:4/:05 Page	14
LOC	OBJECT CODE	ADDR1 AD	DDR2 STMT				
			633	*		Quotient in FPR2, remainder in FPR0	
00000604	6000 7020	000	000020 634	STE	PPR0.1*32+0(	,R7) Store long BFP remainder	
0000608	6020 7028		000028 635	STI		,R7) Store long BFP quotient	
0000060C	B29C 8008		000008 636		FPC 2*4(R8)	Store resulting FPCR flags and DXC	
0000610	B222 0000		637	IPN		Retrieve condition code	
00000614	8800 001C	000	0001C 638	SRI		Move CC to low-order r0, dump prog mask	
00000618	4200 800B	000	0000B 639	STO	C R0,2*4+3(,R8)	) Store in last byte of FPCR	
			640				
					l has divisor, FF	PRO has remainder, FPR2 has integer quotient	
20000616	D20D 5254	000	642		OC EDCDECNT	Cat avaautiana man tuannahla	
0000061C 00000620	B29D F2F4 B31E 0021	000	0002F4 643 644		PC FPCREGNT	Set exceptions non-trappable R1 Multiply and add to recreate inputs	
00000020	B31E 0021		645		ואסת רפאש, רפאב, רפו	Sum of product and remainder in FPR0	
00000624	6000 7030	999	000030 646		) FPR0.1*32+16	(,R7) Store short BFP product-sum	
00000628	B29C 800C		00000C 647		FPC 3*4(R8)	Store resulting FPCR flags and DXC	
0000062C	B222 0000		648	IPN		Retrieve condition code	
0000630	8800 001C	000	0001C 649	SRL		Move CC to low-order r0, dump prog mask	
00000634	4200 800F	000	0000F 650	STO	R0,3*4+3(,R8)	) Store in last byte of FPCR	
			651				
00000638	4130 3010		000010 652	LA	R3,16(,R3)	Point to next input value pair	
0000063C	4170 7040		000040 653	LA	R7,64(,R7)	Point to next quo&rem result value pair	
00000640	4180 8010	000	000010 654	LA	R8,16(,R8)	Point to next FPCR result area	
00000644	062C		655	BC1 BR		Convert next input value.	
00000646	07FD		656	ВК	R13	All converted; return.	

ASMA Ver.	0.2.1	bfp-001-div	toint: Test	IEEE Divid	le To	Integer			17 Aug 2022 11:47:05 Page	15
LOC	ОВЈ	ECT CODE	ADDR1	ADDR2	STMT					
					658 659		*****	******	<*************************************	
						* test ro			finite number input pairs and exhastively artial and final results.	
					663 664 665	* Two rou * quotier * remaind	nt, sp		specified for each operation: one for the M4 field, and the second for the ne FPCR.	
					668	* Because * quotier	nt and	four for the	ng modes can be specified in for the remainder, there are a lot of results that	
					670	* mode, i * M4 rour	s not	tested becaus	te: M4 rounding mode zero, use FPCR rounding se it duplicates one of the six explicit one depends on the current FPCR setting.	
					673 674	* The M4 * day, th	nis wo	ulď be a perfe	ssembled into the instruction. Back in the ect candidate for an Execute instructoin.	
					676 677	* an Exec * select	one o	nstruction. S f six DIEBR in	ocated such that it can be modified by So we will still use Execute, but only to structions for execution. That way we can	
					679 680	* inner ]	loop to	o use each of	erate through the four FPCR modes, and an the six M4-specified rounding modes.	
					681	******	****	* * * * * * * * * * * * * * * *	**************	
00000648 0000064C 00000650	9878 A			00000000 00000008	683 684 685	DIDBRRM	LM LM LTR	R2,R3,0(R10) R7,R8,8(R10) R2,R2		
00000652 00000654 00000656	1711				686 687 688		BZR XR	R13 R1,R1 R12,0	No, return to caller Zero register 1 for use in IC/STC/indexing Set top of test case loop	
00000658 0000065C		0004		00000004	689 690 691 692	*	LA BASR	R5,FPCMCT R9,0	Get count of FPC modes to be tested Set top of rounding mode outer loop	
					693	<pre>* Update * this it</pre>		FPC register on of the loop	settings with the BFP rounding mode for	
0000065E 00000662 00000666	4315 F 4210 F 4210 F	2F7		000006F3 000002F7 000002FB	696 697 698		IC STC STC	R1, FPCREGNT+3	'FPCMODES(R5) Get next FPC mode B Update non-trap register settings B Update trap-enabled register settings	
0000066A	4140 0			000002FB	699 700	*	LA	R4,D2IMCT	Get count of M4 modes to be tested	
0000066E	0D60					* Non-tra	BASR ap exe	cution of the	Set top of rounding mode inner loop instruction.	
00000670 00000674	B29D F 4315 F	6F3		000002F4 000006F3	704 705 706	*	IC		Set exceptions non-trappable, clear flags 'FPCMODES(R5) Get next FPC mode	
00000678 0000067C 00000680	B2B8 1 6800 3 6810 3	8000		00000000 00000000 00000008	707 708 709		SRNMB LD LD	0(R1) FPR0,0(,R3) FPR1,8(,R3)	Set FPC Rounding Mode Get short BFP dividend Get short BFP divisor	
00000684 00000688 0000068C	B375 0 4314 F	0020 6F7		000006F7 0000071C	710 711 712		LZDR IC EX	FPR2 R1,D2IMODES-L	Zero remainder register L'D2IMODES(R4) Get index DIEBR inst table L) Execute Divide to Integer	
								,	-	

	p	Veoliie. Test ille	221246 .0			17 Aug 2022 11.47.03 Tage	
LOC	OBJECT CODE	ADDR1 ADD	R2 STMT				
0000690	6000 7000	9999	0000 713	STD	FPR0,0(,R7)	Store short BFP remainder	
0000694	6020 7008	0000		STD		Store short BFP quotient	
0000698	B29C 8000	0000			PC 0(R8)	Store resulting FPCR flags and DXC	
000069C		0000	716	IPM		Retrieve condition code	
00006A0		0000		SRL		Move CC to low-order r0, dump prog mask	
		0000		STC		Store in last byte of FPCR	
00000711	1200 0005	5555	719		110,5(,110)	Store in last byte or rick	
					ed execution of	the instruction.	
			721		eu exceuezon or	the Instruction.	
00006A8	B29D F2F8	0000			C FPCREGTR	Set exceptions trappable, clear flags	
00006AC		0000		IC		L'FPCMODES(R5) Get next FPC mode	
00006B0	B2B8 1000	0000			MB 0(R1)	Set FPC Rounding Mode	
00006B4	6800 3000	0000		LD		Get short BFP dividend	
00006B8	6810 3008	0000		LD	FPR1,8(,R3)	Get short BFP divisor	
			727		R FPR2	Zero remainder register	
00006C0		0000		IC		L'D2IMODES(R4) Get index DIEBR inst table	
00006C4		0000		EX		1) Execute Divide to Integer	
00006C8	6000 7010	0000				Store short BFP remainder	
00006CC		0000		STD	FPR2,24(,R7)	Store short BFP quotient	
00006D0	B29C 8004	0000			PC 4(R8)	Store resulting FPCR flags and DXC	
00006D4	B222 0000		733	IPM		Retrieve condition code	
00006D8	8800 001C	0000	001C 734	SRL		Move CC to low-order r0, dump prog mask	
00006DC	4200 8007	0000		STC		Store in last byte of FPCR	
			736		, , ,	·	
00006E0	4170 7020	0000	0020 737	LA	R7,32(,R7)	Point to next quo&rem result value pair	
00006E4	4180 8008	0000	0008 738	LA	R8,8(,R8)	Point to next FPCR result area	
			739	*			
00006E8	0646		740	BCT	R R4,R6	Iterate inner loop	
			741				
					modes to be tes	ted.	
			743				
00006EA	0659		744		R R5,R9	Iterate outer loop	
			745				
						sted with each M4 mode. Advance to	
				* next test	case.		
			748		<b>55</b> 444 -53		
	4130 3010	0000	0010 749	LA	R3,16(,R3)	Point to next input value pair	
00006F0	062C		750		R R2,R12	Divide next input value lots of times	
			751	* BR	R13		
00006F2	07FD		752			All converted; return.	

ASMA Ver.	0.2.1 bfp-001-	divtoint: Test	IEEE Divi	de To Integer 17 Aug 2022 11:47:05 Page 17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				754 ************************************
				756 * Tables and indices used to exhaustively test remainder and quotient 757 * rounding modes. 758 *
				759 * The Execute instruction with an appropriate index * is used to 760 * execute the correct DIEBR/DIDBR instruction. Because * the quotient 761 * rounding mode is encoded in the DIxBR instruction in the wrong place
				762 * to use Execute to dynamically modify the rounding mode, we will just 763 * use it to select the correct instruction. 764 *
				765 * The Set BFP Rounding Mode does allow specification of the FPC 766 * rounding mode as an address, so we shall index into a table of 767 * BFP rounding modes without bothering with Execute.
				768 * 769 ************************************
				771 * 772 * Rounding modes that may be set in the FPCR. The FPCR controls
				772 * Rounding modes that may be set in the frek. The frek controls 773 * rounding of the quotient. The same table is used for both DIEBR 774 * and DIDBR instruction testing. 775 *
000006F4				776 * These are indexed directly by the loop counter, which counts down. 777 * So the modes are listed in reverse order here. 778 *
000006F4 000006F5				780 DC AL1(7) RFS, Round for shorter precision 781 DC AL1(3) RM, Round to -infinity
000006F6 000006F7				782 DC AL1(2) RP, Round to +infinity 783 DC AL1(1) RZ, Round to zero 784 *** DC AL1(0) RNTE, Round to Nearest, ties to even
		00000004	00000001	785 FPCMCT EQU *-FPCMODES Count of FPC Modes to be tested 786 *
				787 * Table of indices into table of DIDBR/DIEBR instructions. The table 788 * is used for both DIDBR and DIEBR, with the table value being used 789 * as the index register of an Execute instruction that points to
				790 * either the DIDBR or DIEBR instruction list. 791 *
				792 * These are indexed directly by the loop counter, which counts down. 793 * So the instruction indices are listed in reverse order here. 794 *
000006F8 000006F8	18			794 * 795 D2IMODES DS
000006F9 000006FA	10			797 DC AL1(5*4) RP, Round to +infinity 798 DC AL1(4*4) RZ, Round to zero
000006FB 000006FC 000006FD	08			799 DC AL1(3*4) RNTE, Round to Nearest, ties to even 800 DC AL1(2*4) RFS, Round for Shorter Precision 801 DC AL1(1*4) RNTA, Round to Nearest, ties away 802 *** DC AL1(0*4) Use FPCR rounding mode
		00000006	00000001	803 D2IMCT EQU *-D2IMODES Count of M4 Modes to be tested 804 *
				805 * List of DIEBR instructions, each with a different rounding mode. 806 * These are Execute'd by the rounding mode test routing using an index 807 * obtained from the D2IMODES table above. 808 *

ASMA Ver.	0.2.1 bfp-001-di	vtoint: Tes	t IEEE Div	ide To	Integer 17 Aug 2022 11:47:05 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
					*********************
				843 844	* * Short integer test data sets for Divide to Integer testing.
				845	*
					* Each test data set member consists of two values, the dividend and * the divisor, in that order.
				848	*
					* The first test data set is used for tests of basic functionality, * NaN propagation, and results from operations involving other than
					* finite numbers.
				852	* * The secondd test data set is used for testing boundary conditions
					* using two finite non-zero values. Each possible condition code
					<ul><li>* and type of result (normal, scaled, etc) is created by members of</li><li>* this test data set.</li></ul>
				857	*
					* The third test data set is used for exhaustive testing of final * results across the panoply of rounding mode combinations available
					* for Divide to Integer (five for the remainder, seven for the
				861 862	* quotient).
				863	**********************
				865	
					* First input test data set, to test operations using non-finite or * zero inputs. Member values chosen to validate part 1 of Figure 19-21
				868	* on page 19-29 of SA22-7832-10.
00000738				869 870	* SBFPNFIN DS OF Inputs for short BFP non-finite tests
00000730				871	*
				872 873	* NaN propagation tests (Tests 1-4) *
	7F8A0000			874	DC X'7F8A0000' SNaN
0000073C	7F8B0000			875 876	DC X'7F8B0000' SNaN
	7FCA0000			877	DC X'7FCA0000' QNaN
30000744	7FCB0000			878 879	DC X'7FCB0000' QNaN
00000748				880	DC X'40000000' Finite number
0000074C	7FCB0000			881 882	
	7FCA0000			883	DC X'7FCA0000' QNaN
0000754	7F8B0000			884 885	
				886	* Dividend is -inf (Tests 5-10)
00000758	FF800000			887 888	
	FF800000			889	DC X'FF800000' -inf
0000760	FF800000			890 891	
0000764				892	DC X'C0000000' -2.0
0000760	FF800000			893 894	
	8000000			895	DC X'80000000' -0
				896	*

ASMA Ver.	0.2.1 bfp-001-div	/toint: Test	IEEE Divi	de To	Integer			17 Aug 2022 11:47:05	Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00000770 00000774	FF800000 00000000			897 898 899	DC DC	X'FF800000' X'00000000'	-inf +0			
00000778 0000077C	FF800000 40000000			900 901 902	DC DC	X'FF800000' X'40000000'	-inf +2.0			
00000780 00000784				903 904 905	DC DC	X'FF800000' X'7F800000'	-inf +inf			
				906 907	* Dividend is *	s +inf (Tests	11-16)			
	7F800000 FF800000			908 909 910	DC DC	X'7F800000' X'FF800000'	+inf -inf			
00000790 00000794	7F800000 C0000000			911 912 913	DC DC	X'7F800000' X'C0000000'	+inf -2.0			
00000798 0000079C	7F800000 80000000			914 915 916	DC DC	X'7F800000' X'80000000'	+inf -0			
000007A0 000007A4	7F800000 00000000			917 918 919	DC DC	X'7F800000' X'00000000'	+inf +0			
000007A8 000007AC	7F800000 40000000			920 921 922	DC DC	X'7F800000' X'40000000'	+inf +2.0			
000007B0 000007B4				923 924 925	DC DC	X'7F800000' X'7F800000'	+inf +inf			
					* Divisor is *	-0. (+/-inf d (Tests 17	ividend tested al -20)	bove)		
000007B8 000007BC				929 930 931	DC DC	X'C0000000' X'80000000'	-2.0 -0			
000007C0 000007C4				932 933 934	DC DC	X'80000000' X'80000000'	- 0 - 0			
000007C8 000007CC				935 936 937	DC DC *	X'00000000' X'80000000'	+0 -0			
000007D0 000007D4				938 939 940	DC DC	X'40000000' X'80000000'	+2.0 -0			
					* Divisor is *	+0. (+/-inf d (Tests 21	ividend tested al -24)	bove)		
000007D8 000007DC	C0000000 00000000			944 945 946	DC DC	X'C0000000' X'00000000'	-2.0 +0			
000007E0 000007E4	80000000 00000000			947 948 949	DC DC *	X'80000000' X'00000000'	-0 +0			
000007E8 000007EC	00000000 00000000			950 951 952	DC DC *	X'00000000' X'00000000'	+0 +0			

ASMA Ver.	0.2.1 bfp-001-div	toint: Test	IEEE Divi	de To	Integer			17 Aug 2022 11:47:05	Page	21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000007F0 000007F4				953 954	DC DC	X'40000000' X'00000000'	+2.0 +0			
				957	* Divisor is *	-inf. (+/-inf (Tests 25	dividend tested -28)	above)		
000007F8 000007FC				958 959 960 961	DC DC	X'C0000000' X'FF800000'	-2.0 -inf			
	80000000 FF800000			962 963	DC DC	X'80000000' X'FF800000'	-0 -inf			
00000808 0000080C				964 965 966	DC DC	X'00000000' X'FF800000'	+0 -inf			
00000810 00000814				967 968 969	DC DC	X'40000000' X'FF800000'	+2.0 -inf			
				972	* Divisor is *	+inf. (+/-inf (Tests 29	dividend tested -32)	above)		
00000818 0000081C				973 974 975	DC DC	X'C0000000' X'7F800000'	-2.0 +inf			
00000820 00000824				976 977 978	DC DC	X'80000000' X'7F800000'	-0 +inf			
00000828 0000082C				979 980 981	DC DC	X'00000000' X'7F800000'	+0 +inf			
00000830 00000834				982 983 984	DC DC	X'40000000' X'7F800000'	+2.0 +inf			
		00000020	00000001	985 986		(*-SBFPNFIN)	/4/2 Count of	f short BFP in list		
						******	******	*******	****	
				991	<pre>* Second inp * test all c</pre>	ombinations of	finite values and	nite pairs intended to d results (final lts due to quotient		
				993 994	* within ran *	ge, and partial	results.	***************	****	
00000838				998		0F	Inputs for	short BFP finite tests		
				1000 1001 1002	<pre>*  * Remainder  * (Finite te</pre>		-7832-10, Figure	19-7 on page 19-6		
00000838 0000083C				1003 1004 1005	* DC DC	X'C1000000' X'C0800000'	- 8 - 4			

ASMA Ver.	0.2.1 bfp-001-div	/toint: Test	IEEE Div	ide To ]	Integer				17 Aug	2022 11:47:0	5 Page	22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
				1006 *	•							
00000840	C0E00000			1007	DO	$\mathbf{c}$	X'C0E00000'	-7				
00000844	C0800000			1008	D(		X'C0800000'	-4				
00000044	6000000			1000		C	X C0000000	<b>-</b>				
00000848	C0C00000			1010	DO	<b>C</b>	X'C0C00000'	-6				
0000084C				1010	D(		X'C0800000'	-4				
0000004C	C080000			1011		C	X (0000000	-4				
00000000	C010000					_	V!C0400001	F				
00000850	C0A00000			1013	D(		X'C0A00000'	-5				
00000854	C0800000			1014	, D(	C	X'C0800000'	-4				
00000000	6000000			1015 *		_	V.I. C.O.O.O.O.O.O.I.	4				
00000858				1016	DO		X'C0800000'	-4				
0000085C	C0800000			1017	. D(	C	X'C0800000'	-4				
				1018 *		_	V.I. 0.0 4.0 0.0 0.0 I					
00000860	C0400000			1019	DO		X'C0400000'	-3				
00000864	C080000			1020	DO	C	X'C0800000'	-4				
				1021 *			_					
00000868				1022	DO		X'C0000000'	- 2				
0000086C	C0800000			1023	D(	C	X'C0800000'	-4				
				1024 *	•							
00000870	BF800000			1025	DO	C	X'BF800000'	-1				
00000874	C080000			1026	D(	С	X'C0800000'	-4				
				1027 *								
				1028 3		zero	- +/- zero	cases are handle	d above	and skipped h	ere	
				1029 3			,			тин тин раз		
00000878	3F800000			1030	DO	C	X'3F800000'	+1				
0000087C				1031	DO		X'C0800000'	-4				
00000076	2000000			1032 *		_	X C000000	-				
00000880	4000000			1033	DO	_	X'40000000'	+2				
00000884	C0800000			1033	D(		X'C0800000'	-4				
00000004	C000000			1035 *		C	X C000000	-4				
00000888	40400000			1035	DO	_	X'40400000'	+3				
0000088C	C0800000			1030	D(		X'C0800000'	-4				
000000C	C090000			1037		L	X (0000000	-4				
0000000	4000000					_	V'40000000'	. 4				
00000890				1039	D(		X'40800000'	+4				
00000894	C0800000			1040	, D(	L	X'C0800000'	-4				
0000000	40400000			1041 *		_	V I 40400000 I	. =				
00000898				1042	D(		X'40A00000'	+5				
0000089C	C0800000			1043	. D(		X'C0800000'	-4				
				1044 *		_		_				
000008A0	40C00000			1045	DO		X'40C00000'	+6				
000008A4	C080000			1046	DO	C	X'C0800000'	-4				
				1047 *								
8A800000	40E00000			1048	DO		X'40E00000'	+7				
000008AC	C080000			1049	DO	C	X'C0800000'	-4				
				1050 *	<							
000008B0	41000000			1051	DO	C	X'41000000'	+8				
000008B4	C080000			1052	DO	C	X'C0800000'	-4				
				1053 *								
						ests	17-32; posit	tive divisor				
				1055 *			-, public					
000008B8	C1000000			1056	DO	C	X'C1000000'	-8				
000000BC				1057	D(		X'40800000'	+4				
2000000	.000000			1058 *		~	A -000000	, <del>,</del> ,				
000008C0	C0E00000			1059	DO	C	X'C0E00000'	-7				
	40800000			1060	D(		X'40800000'	- <i>7</i> +4				
000000004	4000000			1061 3		C	A 40000000	T4				
				TOOT ,								

ASMA Ver.	0.2.1 bfp	-001-divto	int: Test	IEEE Divi	de To In	teger				17 Aug 202	2 11:47:05	Page	23
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT								
000008C8	C0C00000 40800000				1062 1063			X'C0C00000' X'40800000'	-6 +4				
000008D0 00008D4	C0A00000 40800000				1064 * 1065 1066	D D		X'C0A00000' X'40800000'	-5 +4				
000008D8 000008DC	C0800000 40800000				1067 * 1068 1069	D D		X'C0800000' X'40800000'	-4 +4				
000008E0 000008E4	C0400000 40800000				1070 * 1071 1072	D D		X'C0400000' X'40800000'	-3 +4				
000008E8 000008EC	C0000000 40800000				1073 * 1074 1075	D	С	X'C0000000' X'40800000'	- 2 +4				
000008F0 000008F4	3F800000				1076 * 1077 1078	D D	С	X'3F800000' X'40800000'	-1 +4				
000008F8 000008FC	3F800000				1079 * 1080 1081	D	С	X'3F800000' X'40800000'	+1 +4				
00000900	40000000 40800000				1082 * 1083 1084	D D	С	X'40000000' X'40800000'	+2 +4				
00000908 0000090C	40400000 40800000				1085 * 1086 1087	D	С	X'40400000' X'40800000'	+3				
00000910 00000914	40800000 40800000 40800000				1088 * 1089 1090		С	X'40800000' X'40800000'	+4 +4				
00000918 0000091C	40A00000 40A00000				1091 * 1092 1093	D	С	X'40A00000' X'40800000'	+5 +4				
00000910 00000920 00000924	40C00000				1094 * 1095 1096	D	С	X'40C00000' X'40800000'	+6 +4				
00000324 00000928 0000092C	40E00000				1097 * 1098 1099	D	С	X'40E00000' X'40800000'	+7 +4				
0000032C 00000930 00000934	41000000				1100 * 1101 1102	D	С	X'41000000' X'40800000'	+8 +4				
00000534	+0000000				1103 * 1104 *		alue	boundary condition					
00000938 0000093C					1105 * 1106 * 1107 1108	D	С	X'42200000' X'C1100000'	+40.0 -9.0				
					1109 * 1110 *	Followin	g for	ces quotient overfl scaled quotient, c	ow, remain	der zero.			
00000940 00000944					1112 1113 1114 *	D	C	X'7F7FFFFF' X'00000001'	+maxvalue +minvalue				
00000948 0000094C					1115 1116 1117 *			X'00FFFFFF' X'00FFFFFE'	near +min almost abo	value norma ove	1		

SILA VCI .	0.2.1 bfp-001-div	toint: les	t leee Div	ide lo	Integer		17 Aug 2022 11:47:05 Page	26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
						********	***********	
				1195		a toot data sate for D	ivida ta Intaran tartina	
				1196		r lest data sets for D.	ivide to Integer testing.	
				1198	* Each test da		s of two values, the dividend and	
						, in that order.		
				1200		ast data sot is used for	or tests of basic functionality,	
							operations involving other than	
				1203	* finite numb		0	
				1204		++ d-++ id	for testing boundary conditions	
							for testing boundary conditions Each possible condition code	
				1207	* and type of	result (normal, scale	d, etc) is created by members of	
					* this test da	ata set.		
				1209 1210		ast data set is used fo	or exhaustive testing of final	
							nding mode combinations available	
				1212	* for Divide		he remainder, seven for the	
				1213 1214	* quotient).			
				1214	*****	********	**********	
				1216				
00009F0					LBFPNFIN DS	0F In	puts for long BFP testing	
				1218 1219	* NaN propaga	tion tests		
				1220				
00009F0	7FF0A000 00000000			1221		X'7FF0A000000000000'	SNaN	
00009F8	7FF0B000 00000000			1222 1223		X'7FF0B000000000000'	SNaN	
0000A00	7FF8A000 00000000			1224		X'7FF8A000000000000'	QNaN	
80A0000	7FF8B000 00000000			1225	DC	X'7FF8B000000000000'	QNaN	
0000A10	4000000 00000000			1226 1227	* DC	X'40000000000000000'	Finite number	
0000A10	7FF8B000 00000000			1228	DC	X'7FF8B000000000000'	QNaN	
				1229			·	
0000A20 0000A28	7FF8A000 00000000 7FF0B000 00000000			1230 1231	DC DC	X'7FF8A000000000000' X'7FF0B00000000000'	QNaN SNaN	
WWWWAZ6	7666666 66666666			1231		X /FF0B00000000000	Sivaiv	
				1233	* Dividend is	-inf		
0000120	FFF00000 00000000			1234		V!	inf	
0000A30 0000A38	FFF00000 00000000 FFF00000 00000000			1235 1236	DC DC	X'FFF00000000000000' X'FFF00000000000000	-inf -inf	
0000430	11100000 00000000			1237		X 111 000000000000000000000000000000000	2	
0000A40	FFF00000 00000000			1238	DC	X'FFF00000000000000'	-inf	
0000A48	C0000000 00000000			1239 1240	DC *	X'C00000000000000000'	-2.0	
0000A50	FFF00000 00000000			1240	DC	X'FFF00000000000000'	-inf	
0000A58	80000000 00000000			1242	DC	X'8000000000000000'	-0	
0000000	FFF00000 00000000			1243		V!	inf	
0000A60 0000A68	FFF00000 00000000 00000000 00000000			1244 1245	DC DC	X'FFF00000000000000' X'00000000000000000	-inf +0	
2000,100				1246		222232333333333		
0000A70	FFF00000 00000000			1247	DC	X'FFF00000000000000'	-inf	
0000A78	40000000 00000000			1248 1249	DC	X'40000000000000000'	+2.0	

ASMA Ver.	0.2.1 bfp-001-divto	oint: Test	IEEE Div	ide To I	nteger		17 Aug 2022 11:47	7:05 Page	27
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
08A00006 0000088	FFF00000 00000000 7FF00000 00000000			1250 1251	DC DC	X'FFF00000000000000' X'7FF00000000000000'	-inf +inf		
				1252 * 1253 * 1254 *	Dividend is	+inf			
00000490	7FF00000 00000000			1255	DC	X'7FF000000000000000'	+inf		
00000A98	FFF00000 00000000			1256 1257 *	DC	X'FFF000000000000000'	-inf		
	7FF00000 00000000 C0000000 00000000			1258 1259 1260 *	DC DC	X'7FF000000000000000' X'C00000000000000000'	+inf -2.0		
00000AB0	7FF00000 00000000			1261	DC	X'7FF000000000000000'	+inf		
00000AB8	80000000 00000000			1262 1263 *	DC	X'800000000000000000'	-0		
00000AC0	7FF00000 00000000			1264	DC	X'7FF000000000000000'	+inf		
	7FF00000 000000000			1265 1266 * 1267	DC DC	X'000000000000000000' X'7FF000000000000000'	+0 +inf		
	4000000 0000000			1267	DC	X'4000000000000000	+2.0		
				1269 * 1270		X'7FF0000000000000000	+inf		
	7FF00000 00000000			1271	DC	X'7FF000000000000000'	+inf		
				1272 *	_				
				1274 *		-0. (+/-inf dividend	·		
				1275	DC	X'C000000000000000000'	-2.0		
00000AF8 00000B00	80000000 00000000			1276 1277 * 1278		X'800000000000000000'	-0		
	8000000 0000000			1278	DC DC	X'800000000000000000' X'8000000000000000	- 0 - 0		
00000B08	0000000 00000000			1280 * 1281		X'00000000000000000	+0		
00000B10	8000000 00000000			1282	DC	X'80000000000000000'	-0		
	4000000 00000000			1283 * 1284		X'4000000000000000000'	+2.0		
	8000000 00000000			1285	DC	X'80000000000000000	-0		
0000000				1286 *	_	+0. (+/-inf dividend			
				1288 *		•	•		
00000B30 00000B38	C0000000 00000000 00000000 00000000			1289 1290	DC DC	X'C000000000000000000' X'000000000000000	-2.0 +0		
00000B40	80000000 00000000			1291 * 1292	DC	X'800000000000000000'	-0		
	0000000 0000000			1292 1293 1294 *	DC	X,000000000000000000000000000000000000	+0		
00000B50	0000000 00000000			1294	DC	X'000000000000000000'	+0		
	0000000 00000000			1296	DC	X'00000000000000000'	+0		
00000B60	40000000 00000000			1297 * 1298	DC	X'400000000000000000'	+2.0		
	00000000 00000000			1299 1300 *	DC	X'0000000000000000000000	+0		
				1301 * 1302 *	Divisor is	-inf. (+/-inf divider	nd tested above)		
	C0000000 00000000 FFF00000 00000000			1303 1304	DC DC	X'C00000000000000000' X'FFF000000000000000'	-2.0 -inf		
				1305 *					

	p	veoliie. Test	. IEEE DIVI	ide To Integer			17 Aug 2022 11:47:05 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000B80	80000000 00000000			1306	DC	X'800000000000000000'	-0	
000B88				1307	DC	X'FFF0000000000000000	-inf	
ооороо	11100000 00000000			1308 *	DC	X 111 0000000000000	1111	
9000В90	00000000 00000000			1309	DC	X'000000000000000000'	+0	
000B98	FFF00000 00000000			1310	DC	X'FFF00000000000000'	-inf	
				1311 *				
0000BA0	4000000 00000000			1312	DC	X'400000000000000000'	+2.0	
000BA8	FFF00000 00000000			1313	DC	X'FFF00000000000000'	-inf	
				1314 *		ئست (ر) ئست طئرينطمس	d tested shows	
				1316 *	)ı. T2 +	inf. (+/-inf divider	id tested above)	
0000ВВ0	C0000000 00000000			1317	DC	X'C00000000000000000	-2.0	
0000BB8				1318	DC	X'7FF00000000000000'	+inf	
				1319 *				
0000ВС0	8000000 00000000			1320	DC	X'80000000000000000'	-0	
9000BC8	7FF00000 00000000			1321	DC	X'7FF00000000000000'	+inf	
				1322 *				
0000BD0	00000000 00000000			1323	DC	X'00000000000000000'	+0	
9000BD8	7FF00000 00000000			1324 1325 *	DC	X'7FF000000000000000'	+inf	
000BE0	4000000 00000000			1326	DC	X'400000000000000000'	+2.0	
0000BE8				1327	DC	X'7FF000000000000000	+inf	
000020	71100000 0000000	00000020	00000001			(*-LBFPNFIN)/8/2	Count of long BFP in list	
				1331 *			**************************************	
				1331 * 1332 * Second 1333 * test a 1334 * result	d set o all com ts due	of test inputs. These binations of finite values to remainder zero, fi	e are finite pairs intended to values and results (final inal results due to quotient	
				1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within	d set o all com ts due	of test inputs. These binations of finite v	e are finite pairs intended to values and results (final inal results due to quotient	
				1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 *	d set o all com ts due n range	of test inputs. These binations of finite value to remainder zero, find and partial results	e are finite pairs intended to values and results (final inal results due to quotient	
000BF0				1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 *********	d set om all com ts due n range	of test inputs. These binations of finite value to remainder zero, fine, and partial results	e are finite pairs intended to values and results (final inal results due to quotient	
000BF0				1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 ********  1339 LBFPIN 1340 *	d set om all com ts due n range	of test inputs. These binations of finite value to remainder zero, fine, and partial results	e are finite pairs intended to values and results (final linal results due to quotient s.	
0000BF0				1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 ********  1339 LBFPIN 1340 * 1341 * Divide 1342 *	d set om all com ts due n range ******  DS  end and	of test inputs. These binations of finite value to remainder zero, fine, and partial results  *********  OF Ir  Divisor are both fir	e are finite pairs intended to values and results (final linal results due to quotient s.	
0000BF0				1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 *******  1339 LBFPIN 1340 * 1341 * Divide 1342 * 1343 * Remain 1344 *	d set om all com ts due n range ******  DS  end and	of test inputs. These binations of finite value to remainder zero, fine, and partial results  *********  OF Ir  Divisor are both fir	e are finite pairs intended to values and results (final anal results due to quotient s.  ***********************************	
000BF0				1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 *******  1339 LBFPIN 1340 * 1341 * Divide 1342 * 1343 * Remain 1344 * 1345 *	d set on all com ts due n range  ******  DS  end and and te	of test inputs. These abinations of finite value of the remainder zero, finite value, and partial results  **********  OF  In  Divisor are both finests from SA22-7832-16  (Finite tests 1-3	e are finite pairs intended to values and results (final nal results due to quotient s.  ***********************************	
0000BF0				1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 *******  1339 LBFPIN 1340 * 1341 * Divide 1342 * 1343 * Remain 1344 * 1345 * 1346	d set on all com ts due n range *****  DS end and and and te	of test inputs. These abinations of finite value of the remainder zero, finite value, and partial results  ***********  OF  In  Divisor are both finests from SA22-7832-16  (Finite tests 1-3	e are finite pairs intended to values and results (final linal results due to quotient s.  ***********************************	
0000BF0	C0200000 00000000 C0100000 00000000			1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 ********  1339 LBFPIN 1340 * 1341 * Divide 1342 * 1343 * Remain 1344 * 1345 * 1346 1347	d set on all com ts due n range  ******  DS  end and and te	of test inputs. These abinations of finite value of the remainder zero, finite value, and partial results  **********  OF  In  Divisor are both finests from SA22-7832-16  (Finite tests 1-3	e are finite pairs intended to values and results (final nal results due to quotient s.  ***********************************	
0000BF0 0000BF8	C0100000 00000000			1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 *******  1341 * Divide 1342 * 1343 * Remain 1344 * 1345 * 1346 1347 1348 *	d set on all com ts due n range *****  DS end and nder te  DC DC	of test inputs. These obinations of finite value to remainder zero, finite value, and partial results  **********  OF  In  Divisor are both finests from SA22-7832-16  (Finite tests 1-3  X'C0200000000000000000000000000000000000	e are finite pairs intended to values and results (final anal results due to quotient s.  ***********************************	
0000BF0 0000BF8	C0100000 00000000 C01C0000 00000000			1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 *******  1341 * Divide 1342 * 1341 * Divide 1342 * 1343 * Remain 1344 * 1345 * 1346 1347 1348 * 1349	d set on all com ts due n range *****  DS end and and te DC DC DC	of test inputs. These abinations of finite to remainder zero, fire, and partial results are exampled. The series of the series o	e are finite pairs intended to values and results (final anal results due to quotient s.  ***********************************	
0000BF0 0000BF8	C0100000 00000000 C01C0000 00000000			1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 *******  1341 * Divide 1342 * 1343 * Remain 1344 * 1345 * 1346 1347 1348 *	d set on all com ts due n range *****  DS end and nder te  DC DC	of test inputs. These obinations of finite value to remainder zero, finite value, and partial results  **********  OF  In  Divisor are both finests from SA22-7832-16  (Finite tests 1-3  X'C0200000000000000000000000000000000000	e are finite pairs intended to values and results (final anal results due to quotient s.  ***********************************	
0000BF0 0000BF8 0000C00	C0100000 00000000 C01C0000 00000000 C0100000 00000000 C0180000 00000000			1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 ********  1339 LBFPIN 1340 * 1341 * Divide 1342 * 1343 * Remain 1344 * 1345 * 1346 1347 1348 * 1349 1350 1351 * 1352	d set on all com ts due n range *****  DS end and and te DC DC DC	of test inputs. These abinations of finite to remainder zero, fire, and partial results are exampled. The series of the series o	e are finite pairs intended to values and results (final anal results due to quotient s.  ***********************************	
0000BF0 0000BF8	C0100000 00000000 C01C0000 00000000 C0100000 00000000 C0180000 00000000			1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 ********  1339 LBFPIN 1340 * 1341 * Divide 1342 * 1343 * Remain 1344 * 1345 * 1346 1347 1348 * 1349 1350 1351 * 1352 1353	d set of all complets due not range with the set of the	of test inputs. These abinations of finite to remainder zero, finite to remainder zero, finite to remainder zero, finite test and partial results to remainder zero, finite test and partial results to remainder zero, finite test and the control of	e are finite pairs intended to values and results (final linal results due to quotient s.  ***********************************	
0000BF0 0000BF8 0000C00 0000C08	C0100000 00000000 C01C0000 00000000 C0100000 00000000 C0180000 00000000 C0100000 00000000			1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 ********  1339 LBFPIN 1340 * 1341 * Divide 1342 * 1343 * Remain 1344 * 1345 * 1346 1347 1348 * 1349 1350 1351 * 1352 1353 1354 *	d set of all complets due no range with the set of the	of test inputs. These abinations of finite value in to remainder zero, first, and partial results is a series in the series of the series in t	e are finite pairs intended to values and results (final inal results due to quotient is.  ***********************************	
000BF0 000BF8 000C00 000C08 000C10 000C18	C0100000 00000000 C01C0000 00000000 C0100000 00000000 C0180000 00000000 C0140000 00000000			1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 ********  1339 LBFPIN 1340 * 1341 * Divide 1342 * 1343 * Remain 1344 * 1345 * 1346 1347 1348 * 1349 1350 1351 * 1352 1353 1354 * 1355	d set of all comments due no range with the set of the	of test inputs. These abinations of finite to remainder zero, fix, and partial results  ***********************  OF In  Divisor are both fix  *sts from SA22-7832-16  (Finite tests 1-3  X'C02000000000000000'  X'C0100000000000000'  X'C0100000000000000'  X'C0140000000000000'  X'C01400000000000000'  X'C01400000000000000'  X'C01400000000000000'	e are finite pairs intended to values and results (final inal results due to quotient is.  ***********************************	
000BF0 000BF8 000C00 000C08 000C10 000C18	C0100000 00000000 C01C0000 00000000 C0100000 00000000 C0180000 00000000 C0100000 00000000			1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 ********  1339 LBFPIN 1340 * 1341 * Divide 1342 * 1343 * Remain 1344 * 1345 * 1346 1347 1348 * 1349 1350 1351 * 1352 1353 1354 * 1355 1356	d set of all complets due no range with the set of the	of test inputs. These abinations of finite value in to remainder zero, first, and partial results is a series in the series of the series in t	e are finite pairs intended to values and results (final inal results due to quotient is.  ***********************************	
000BF0 000BF8 000C00 000C08 000C10 000C18 000C20	C0100000 00000000 C01C0000 00000000 C0100000 00000000 C0180000 00000000 C0140000 00000000			1331 * 1332 * Second 1333 * test a 1334 * result 1335 * within 1336 * 1337 ********  1339 LBFPIN 1340 * 1341 * Divide 1342 * 1343 * Remain 1344 * 1345 * 1346 1347 1348 * 1349 1350 1351 * 1352 1353 1354 * 1355	d set of all comments due no range with the set of the	of test inputs. These abinations of finite to remainder zero, fix, and partial results  ***********************  OF In  Divisor are both fix  *sts from SA22-7832-16  (Finite tests 1-3  X'C02000000000000000'  X'C0100000000000000'  X'C0100000000000000'  X'C0140000000000000'  X'C01400000000000000'  X'C01400000000000000'  X'C01400000000000000'	e are finite pairs intended to values and results (final inal results due to quotient is.  ***********************************	

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test I	EEE Divid	de To I	nteger		17 Aug 2022 11:47:05	Page	29
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00000C38	C0100000 00000000			1359 1360 *	DC	X'C0100000000000000'	-4		
00000C40				1361	DC	X'C0080000000000000'	- 3 - 4		
00000C48	C0100000 00000000			1362 1363 *	DC	X'C0100000000000000'	- 4		
	C0000000 00000000			1364	DC	X'C0000000000000000'	- 2		
	C0100000 00000000			1365 1366 *		X'C0100000000000000'	- 4		
	BFF00000 00000000 C0100000 00000000			1367 1368 1369 *	DC DC	X'BFF00000000000000' X'C0100000000000000'	- 1 - 4		
				1370 *	The +/- zer	ro - +/- zero cases are	handled above and skipped he	re	
99999679	3FF00000 00000000			1371 * 1372	DC	X'3FF00000000000000'	+1		
	C0100000 00000000			1373	DC	X'C010000000000000	-4		
				1374 *					
	4000000 00000000			1375	DC	X'40000000000000000'	+2		
00000C88	C0100000 00000000			1376	DC	X'C0100000000000000'	-4		
aaaaacaa	40080000 00000000			1377 * 1378	DC	X'4008000000000000'	+3		
	C0100000 00000000			1379	DC	X'C010000000000000'	-4		
0000000				1380 *		X 001000000000000	·		
	40100000 00000000			1381	DC	X'4010000000000000'	+4		
00000CA8	C0100000 00000000			1382	DC	X'C0100000000000000'	- 4		
aaaaac Ra	40140000 00000000			1383 * 1384	DC	X'40140000000000000'	+5		
	C0100000 00000000			1385	DC	X'C010000000000000'	-4		
00000000	20100000 0000000			1386 *		X 201000000000000	•		
	40180000 00000000			1387	DC	X'4018000000000000'	+6		
	C0100000 00000000			1388 1389 *		X'C0100000000000000'	- 4		
	401C0000 00000000			1390	DC	X'401C0000000000000'	+7		
	C0100000 00000000			1391 1392 *	DC	X'C0100000000000000'	- 4		
00000CE0				1393	DC	X'40200000000000000'	+8		
00000000	C0100000 00000000			1394 1395 *	DC	X'C0100000000000000'	- 4		
00000CF0	C0200000 00000000			1396	DC	X'C0200000000000000'	-8		
	40100000 00000000			1397 1398 *		X'40100000000000000'	+4		
00000D00	C01C0000 00000000			1399	DC	X'C01C000000000000'	-7		
00000D08	40100000 00000000			1400 1401 *	DC	X'40100000000000000'	+4		
00000D10	C0180000 00000000			1402	DC	X'C018000000000000'	-6		
00000D18	40100000 00000000			1403 1404 *	DC	X'40100000000000000'	+4		
00000D20	C0140000 00000000			1405	DC	X'C0140000000000000'	-5		
00000D28	40100000 00000000			1406 1407 *		X'40100000000000000'	+4		
00000D30	C0100000 00000000			1408	DC	X'C010000000000000'	-4		
00000D38	40100000 00000000			1409 1410 *	DC	X'40100000000000000'	+4		
00000D40	C0080000 00000000			1411	DC	X'C008000000000000'	-3		
	40100000 00000000			1412 1413 *		X'40100000000000000'	+4		
00000D50	C0000000 00000000			1414	DC	X'C00000000000000000'	-2		

ASMA Ver.	0.2.1 bfp-001-divto	oint: Test	IEEE Divi	de To I	Integer		17 Aug 2022 11:47:05	Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00000D58	40100000 00000000			1415 1416 *	DC	X'40100000000000000'	+4		
00000D60 0000D68	3FF00000 00000000 40100000 00000000			1417 1418 1419 *	DC DC	X'3FF000000000000000' X'40100000000000000'	-1 +4		
00000D70 00000D78	3FF00000 00000000 40100000 00000000			1420 1421	DC DC	X'3FF00000000000000' X'40100000000000000'	+1 +4		
00000D80 00000D88	40000000 00000000 40100000 00000000			1422 * 1423 1424	DC DC	X'40000000000000000' X'4010000000000000'	+2 +4		
00000D90 00000D98	40080000 00000000 40100000 00000000			1425 * 1426 1427	DC DC	X'4008000000000000' X'40100000000000000'	+3 +4		
00000DA0 00000DA8	40100000 00000000 40100000 00000000			1428 * 1429 1430	DC DC	X'40100000000000000' X'40100000000000000'	+4 +4		
00000DB0	40140000 00000000			1431 * 1432	DC	X'40140000000000000'	+5		
00000DB8	40100000 000000000 40180000 00000000			1433 1434 * 1435	DC DC	X'40100000000000000' X'4018000000000000'	+4 +6		
00000DC8	40100000 00000000 401C0000 00000000			1436 1437 * 1438	DC	X'40100000000000000' X'401C0000000000000'	+4 +7		
00000DD8	40100000 00000000			1439 1440 *	DC	X'40100000000000000'	+4		
00000DE0 00000DE8	40200000 00000000 40100000 00000000			1441 1442 1443 *	DC DC	X'40200000000000000' X'40100000000000000'	+8 +4		
					'Dividend an	d Divisor are both fin (Tests 33-38)	ite numbers.		
	40440000 00000000 C0220000 00000000			1447 1448 1449 *	DC DC	X'40440000000000000' X'C0220000000000000'	+40.0 -9.0		
				1450 * 1451 *	'Following f 'Final resul	orces quotient overflot, scaled quotient, cc	1		
	7FEFFFFF FFFFFFF 00000000 00000001			1452 1453 1454 *		X'00000000000000001'	+minvalue (tiny)		
				1456 * 1457 *	' Partial res ' Note: +minv	orces quotient overfloult, scaled quotient, alue+2 is the smallest	tiny remainder, cc3		
	7FEFFFFF FFFFFFF 00000000 00000003			1459 1460 1461 *	DC DC	non-zero remainder. X'7FEFFFFFFFFFFFF' X'00000000000000003'	+maxvalue +minvalue (tiny)		
	000FFFFF FFFFFFFF 000FFFFF FFFFFFE			1462 1463	DC DC	X'000FFFFFFFFFFFF' X'000FFFFFFFFFFFE'			
				1464 * 1465 * 1466 *	'Following f 'Partial res	ult, scaled quotient,	without quotient overflow normal remainder, cc2		
	43700000 00000000 40080000 00000000			1467 1468	DC DC	X'437000000000000000' X'40080000000000000'	+2^56th	tch	
						results: remainder 4,			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Divi	de To	Integer				17 Aug 2022 11:4	7:05	Page	31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
				1471 1472 1473	* Follows	ing fo	rces zero quotient,	remainder	= divisor.			
00000E40 00000E48	40020000 00000000 40240000 00000000			1474 1475		DC DC	X'40020000000000000 X'40240000000000000		-2.25 -10			
		00000026	00000001	1476 1477		EQU	(*-LBFPIN)/8/2	Count of 1	ong BFP in list			
						*****	********	******	*******	****	*****	
				1482	* Third	ll com	test data set. The binations of roundi					
					* The quo * Other n		/remainder pairs ard			to I	Even.	
				1488	*****	*****	********	******	************	****	****	
00000E50	C0230000 00000000			1490 1491	LBFPINRM	DS DC	0F X'C0230000000000000	· _	9.5, -9 rem 1			
00000E58	40000000 00000000			1492 1493	*	DC	X'40000000000000000		-2			
00000E60 00000E68	C0160000 000000000 40000000 00000000			1494 1495 1496	*	DC DC	X'C0160000000000000 X'40000000000000000		5.5 -2			
00000E70 00000E78	C0040000 00000000 40000000 00000000			1497 1498 1499	*	DC DC	X'C0040000000000000 X'400000000000000000		2.5 -2			
00000E80 00000E88	BFF80000 00000000 40000000 00000000			1500 1501 1502		DC DC	X'BFF80000000000000 X'40000000000000000		1.5 -2			
00000E90 00000E98				1503 1504 1505	*	DC DC	X'BFE00000000000000 X'40000000000000000	' +	-0.5 -2			
00000EA0 00000EA8	3FE00000 00000000 40000000 00000000			1506 1507 1508	*	DC DC	X'3FE00000000000000 X'40000000000000000	' +	-0.5 -2			
00000EB0 00000EB8	3FF80000 00000000 40000000 00000000			1509 1510 1511	*	DC DC	X'3FF80000000000000 X'40000000000000000	' +	-1.5 -2			
00000EC0 00000EC8	40040000 00000000 40000000 00000000			1512 1513 1514	*	DC DC	X'40040000000000000 X'40000000000000000		-2.5 -2			
00000ED0 00000ED8	40160000 00000000 40000000 00000000			1515 1516 1517	*	DC DC	X'40160000000000000 X'40000000000000000	' +	-5.5 -2			
00000EE0 00000EE8	40230000 00000000 40000000 00000000			1518 1519 1520	*	DC DC	X'40230000000000000 X'40000000000000000		-9.5 -2			
00000EF0 00000EF8	40000000 00000000 40000000 00000000			1521 1522 1523	*	DC DC	X'40000000000000000 X'40000000000000000		-2 -2			

SMA Ver.	0.2.1 bfp-001	divtoint: Test	t IEEE Divi	de To Integer				17 Aug	2022 11:47:05	Page	32
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
0000F00 0000F08	40080000 00000 40140000 00000	0000 0000		1524 1525	DC DC	X'4008000000000000 X'40140000000000000	ı !	+3 +5			
		0000000C	00000001	1526 * 1527 LBFPRMCT	EQU	(*-LBFPINRM)/8/2	Count of	long BFP	rounding test	S	

	0.111 0.1p 001 0.1						_, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				1530 *		ACTUAL results	**************************************		
				1532 *	1531 ***********************************				
				1534 *					
		00001000	00000001	1535 * 1536 SBFPNFOT 1537 *	EQU	STRTLABL+X'1000'	Integer short non-finite BFP results		
		00001200	00000001	1538 SBFPNFFL 1539 *	EQU	STRTLABL+X'1200'	<pre>room for 32 tests, 32 used FPCR flags and DXC from short BFProom for 32 tests, 32 used</pre>		
		00001300	00000001	1540 * 1541 LBFPNFOT 1542 *	EQU	STRTLABL+X'1300'	Integer long non-finite BFP resultsroom for 32 tests, 32 used		
		00001700	00000001	1543 LBFPNFFL 1544 * 1545 *	EQU	STRTLABL+X'1700'	FPCR flags and DXC from long BFP room for 32 tests, 32 used		
		00002000	00000001	1546 SBFPRMO 1547 *	EQU	STRTLABL+X'2000'	Short BFP rounding mode test resultsRoom for 20, 10 used.		
		00004000	00000001	1548 SBFPRMOF 1549 * 1550 *	EQU	STRTLABL+X'4000'	Short BFP rounding mode FPCR resultsRoom for 20, 10 used.		
		00005000	00000001	1551 LBFPRMO	EQU	STRTLABL+X'5000'	Long BFP rounding mode test results		
		00009000	00000001	1552 * 1553 LBFPRMOF 1554 *	EQU	STRTLABL+X'9000'	Room for 20, 10 used. Long BFP rounding mode FPCR results Room for 20, 10 used.		
		000A000	00000001	1555 * 1556 SBFPOUT 1557 *	EQU	STRTLABL+X'A000'	Integer short BFP finite resultsroom for 64 tests, 38 used		
		000A800	00000001	1558 SBFPFLGS 1559 * 1560 *	EQU	STRTLABL+X'A800'	FPCR flags and DXC from short BFProom for 64 tests, 6 used		
		0000AC00	00000001	1561 LBFPFLGS 1562 *	EQU	STRTLABL+X'AC00'	FPCR flags and DXC from long BFProom for 64 tests, 6 used		
		0000B000	00000001	1563 LBFPOUT 1564 *	EQU	STRTLABL+X'B000'	Integer long BFP finite resultsroom for 64 tests, 6 used		

ASMA Ver.	0.2.1 bfp-001-div	toint: Test	IEEE Divi	de To Integer	17 Aug 2022 11:47:05	Page	35
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000C630	C0000000 00000000			1622 DC XL16'C000000000000000000000000000000000000			
	C4C9C5C2 D940A385			1623 DC CL48'DIEBR test 26 -inf divisor'			
0000C670				1624 DC XL16'8000000000000008000000000000000000000			
0000C680	C4C9C5C2 D940A385 00000000 80000000			1625 DC CL48'DIEBR test 27 -inf divisor' 1626 DC XL16'0000000080000000000000000000000000000			
	C4C9C5C2 D940A385			1627 DC CL48'DIEBR test 28 -inf divisor'			
	4000000 8000000			1628 DC XL16'400000080000004000000080000000'			
	C4C9C5C2 D940A385			1629 DC CL48'DIEBR test 29 +inf divisor'			
	C0000000 80000000			1630 DC XL16'C00000008000000C000000080000000'			
	C4C9C5C2 D940A385			1631 DC CL48'DIEBR test 30 +inf divisor'			
0000C770	80000000 80000000 C4C9C5C2 D940A385			1632 DC XL16'8000000080000008000000000000000000000			
0000C780				1633 DC CL48'DIEBR test 31 +inf divisor' 1634 DC XL16'000000000000000000000000000000000000			
	C4C9C5C2 D940A385			1635 DC CL48'DIEBR test 32 +inf divisor'			
	4000000 0000000			1636 DC XL16'400000000000000400000000000000000			
		00000020	00000001	1637 SBFPNFOT_NUM EQU (*-SBFPNFOT_GOOD)/64			
				1638 *			
		0000C800	00000001	1639 * 1640 SBFPNFFL GOOD EQU *			
0000C800	C4C9C5C2 D940C6D7	0000000	0000001	1641 DC CL48'DIEBR FPCR pair NaN 1-2'			
0000C830				1642 DC XL16'00800001F800800100000001F8000001'			
0000C840	C4C9C5C2 D940C6D7			1643 DC CL48'DIEBR FPCR pair NaN 4-4'			
0000C870				1644 DC XL16'00000001F800000100800001F8008001'			
	C4C9C5C2 D940C6D7			1645 DC CL48'DIEBR FPCR pair -inf 5-6'			
0000C8B0	00800001 F8008001			1646 DC XL16'00800001F800800100800001F8008001'			
0000C8C0	C4C9C5C2 D940C6D7 00800001 F8008001			1647 DC CL48'DIEBR FPCR pair -inf 7-8' 1648 DC XL16'00800001F800800100800001F8008001'			
	C4C9C5C2 D940C6D7			1649 DC CL48'DIEBR FPCR pair -inf 9-10'			
0000C930				1650 DC XL16'00800001F800800100800001F8008001'			
	C4C9C5C2 D940C6D7			1651 DC CL48'DIEBR FPCR pair +inf 11-12'			
0000C970	00800001 F8008001			1652 DC XL16'00800001F800800100800001F8008001'			
	C4C9C5C2 D940C6D7			1653 DC CL48'DIEBR FPCR pair +inf 13-14'			
	00800001 F8008001			1654 DC XL16'00800001F800800100800001F8008001'			
	C4C9C5C2 D940C6D7			1655 DC CL48'DIEBR FPCR pair +inf 15-16'			
	00800001 F8008001 C4C9C5C2 D940C6D7			1656 DC XL16'00800001F800800100800001F8008001' 1657 DC CL48'DIEBR FPCR pair -0 17-18'			
	00800001 F8008001			1658 DC XL16'00800001F800800100800001F8008001'			
	C4C9C5C2 D940C6D7			1659 DC CL48'DIEBR FPCR pair -0 19-20'			
	00800001 F8008001			1660 DC XL16'00800001F800800100800001F8008001'			
0000CA80	C4C9C5C2 D940C6D7			1661 DC CL48'DIEBR FPCR pair +0 21-22'			
	00800001 F8008001			1662 DC XL16'00800001F800800100800001F8008001'			
	C4C9C5C2 D940C6D7			1663 DC CL48'DIEBR FPCR pair +0 23-24'			
0000CAF0				1664 DC XL16'00800001F800800100800001F8008001'			
	C4C9C5C2 D940C6D7 00000000 F8000000			1665 DC CL48'DIEBR FPCR pair div -inf 25-26' 1666 DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940C6D7			1667 DC CL48'DIEBR FPCR pair div -inf 27-28'			
	00000000 F8000000			1668 DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940C6D7			1669 DC CL48'DIEBR FPCR pair div +inf 29-30'			
	00000000 F8000000			1670 DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940C6D7			1671 DC CL48'DIEBR FPCR pair div +inf 31-32'			
0000CBF0	00000000 F8000000	00000010	0000001	1672 DC XL16'00000000F800000000000000F8000000'			
		00000010	00000001	1673 SBFPNFFL_NUM EQU (*-SBFPNFFL_GOOD)/64 1674 *			
				1675 *			
		agaaccaa	00000001	1676 LBFPNFOT GOOD EQU *			
	C4C9C4C2 D940A385	00000000	0000001	1677 DC CL48'DIDBR test 1a NaN'			

ASMA Ver.	0.2.1 bfp-001-div	toint: Test	IEEE Divi	de To Integer	17 Aug 2022 11:47:05	Page 3	38
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000DA30	C0000000 00000000			1790 DC XL16'C00000000000000800000000000000000000			
0000DA40				1791 DC CL48'DIDBR test 29b +inf divisor'			
	C0000000 00000000			1792 DC XL16'C0000000000000080000000000000000000000			
0000DA80	C4C9C4C2 D940A385 80000000 00000000			1793 DC CL48'DIDBR test 30a +inf divisor' 1794 DC XL16'8000000000000008000000000000000'			
	C4C9C4C2 D940A385			1795 DC CL48'DIDBR test 30b +inf divisor'			
0000DAF0	8000000 00000000			1796 DC XL16'80000000000000080000000000000000000			
	C4C9C4C2 D940A385			1797 DC CL48'DIDBR test 31a +inf divisor'			
0000DB30				1798 DC XL16'000000000000000000000000000000000000			
	C4C9C4C2 D940A385			1799 DC CL48'DIDBR test 31b +inf divisor'			
0000DB70				1800 DC XL16'000000000000000000000000000000000000			
	C4C9C4C2 D940A385			1801 DC CL48'DIDBR test 32a +inf divisor'			
	40000000 00000000 C4C9C4C2 D940A385			1802 DC XL16'4000000000000000000000000000000000000			
0000DBC0				1804 DC XL16'4000000000000000000000000000000000000			
000000000000000000000000000000000000000	40000000 00000000	00000040	00000001	1805 LBFPNFOT NUM EQU (*-LBFPNFOT GOOD)/64			
		00000010	0000001	1806 *			
				1807 *			
00000000	C4C0C4C2 D040CCD7	0000DC00	00000001	1808 LBFPNFFL_GOOD EQU *			
0000DC00 0000DC30	C4C9C4C2 D940C6D7 00800001 F8008001			1809 DC CL48 DIDBR FPCR pair 1-2' 1810 DC XL16'00800001F800800100000001F8000001'			
	C4C9C4C2 D940C6D7			1811 DC CL48'DIDBR FPCR pair 3-4'			
0000DC70	0000001 F8000001			1812 DC XL16'00000001F800000100800001F8008001'			
	C4C9C4C2 D940C6D7			1813 DC CL48'DIDBR FPCR pair 5-6'			
0000DCB0	00800001 F8008001			1814 DC XL16'00800001F800800100800001F8008001'			
0000DCC0	C4C9C4C2 D940C6D7			1815 DC CL48'DIDBR FPCR pair 7-8'			
0000DCF0	00800001 F8008001			1816 DC XL16'00800001F800800100800001F8008001'			
	C4C9C4C2 D940C6D7			1817 DC CL48'DIDBR FPCR pair 9-10'			
0000DD30				1818 DC XL16'00800001F800800100800001F8008001'			
0000DD40	C4C9C4C2 D940C6D7 00800001 F8008001			1819 DC CL48'DIDBR FPCR pair 11-12' 1820 DC XL16'00800001F800800100800001F8008001'			
	C4C9C4C2 D940C6D7			1821 DC CL48'DIDBR FPCR pair 13-14'			
	00800001 F8008001			1822 DC XL16'00800001F800800100800001F8008001'			
	C4C9C4C2 D940C6D7			1823 DC CL48'DIDBR FPCR pair 15-16'			
	00800001 F8008001			1824 DC XL16'00800001F800800100800001F8008001'			
	C4C9C4C2 D940C6D7			1825 DC CL48'DIDBR FPCR pair 17-18'			
	00800001 F8008001			1826 DC XL16'00800001F800800100800001F8008001'			
	C4C9C4C2 D940C6D7			1827 DC CL48'DIDBR FPCR pair 19-20'			
	00800001 F8008001			1828 DC XL16'00800001F800800100800001F8008001'			
	C4C9C4C2 D940C6D7 00800001 F8008001			1829 DC CL48'DIDBR FPCR pair 21-22' 1830 DC XL16'00800001F800800100800001F8008001'			
	C4C9C4C2 D940C6D7			1831 DC CL48'DIDBR FPCR pair 23-24'			
	00800001 F8008001			1832 DC XL16'00800001F800800100800001F8008001'			
	C4C9C4C2 D940C6D7			1833 DC CL48'DIDBR FPCR pair 25-26'			
0000DF30	00000000 F8000000			1834 DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940C6D7			1835 DC CL48'DIDBR FPCR pair 27-28'			
	00000000 F8000000			1836 DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940C6D7			1837 DC CL48'DIDBR FPCR pair 29-30'			
	00000000 F8000000 C4C9C4C2 D940C6D7			1838 DC XL16'00000000F80000000000000F8000000'			
0000DFC0				1839 DC CL48'DIDBR FPCR pair 31-32' 1840 DC XL16'00000000F80000000000000F8000000'			
COOODIIO	22000000 1 2000000	00000010	00000001	1841 LBFPNFFL_NUM EQU (*-LBFPNFFL_GOOD)/64			
		11000010	1130001	1842 *			
				1843 *			
00005000	C4C0CEC2	0000E000	00000001	1844 SBFPRMO_GOOD EQU *			
OUUUEUUU	C4C9C5C2 D940D996			1845 DC CL48'DIEBR Rounding case 1a'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div		Integer	17 Aug 2022 11:47:05	Page	39
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000E030	3F800000 C1200000			1846	DC XL16'3F800000C12000003F800000C1200000'			
					DC CL48'DIEBR Rounding case 1b'			
	BF800000 C1100000				DC XL16'BF800000C1100000BF800000C1100000'			
					DC CL48'DIEBR Rounding case 1c'			
	3F800000 C1200000				DC XL16'3F800000C12000003F800000C1200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 1d'			
					DC XL16'BF800000C1100000BF800000C1100000'			
					DC CL48'DIEBR Rounding case 1e'			
	BF800000 C1100000				DC XL16'BF800000C1100000BF800000C1100000'			
	C4C9C5C2 D940D996 3F800000 C1200000				<pre>DC CL48'DIEBR Rounding case 1f' DC XL16'3F800000C12000003F800000C1200000'</pre>			
					DC CL48'DIEBR Rounding case 1g'			
	3F800000 C1200000				DC XL16'3F800000C12000003F800000C1200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 1h'			
	BF800000 C1100000				DC XL16'BF800000C1100000BF800000C1100000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 1i'			
	3F800000 C1200000				DC XL16'3F800000C12000003F800000C1200000'			
					DC CL48'DIEBR Rounding case 1j'			
					DC XL16'BF800000C1100000BF800000C1100000'			
000E280	C4C9C5C2 D940D996			1865	DC CL48'DIEBR Rounding case 1k'			
000E2B0	BF800000 C1100000				DC XL16'BF800000C1100000BF800000C1100000'			
000E2C0	C4C9C5C2 D940D996			1867	DC CL48'DIEBR Rounding case 11'			
	3F800000 C1200000				DC XL16'3F800000C12000003F800000C1200000'			
					DC CL48'DIEBR Rounding case 1m'			
	3F800000 C1200000				DC XL16'3F800000C12000003F800000C1200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 1n'			
					DC XL16'BF800000C1100000BF800000C1100000'			
	C4C9C5C2 D940D996			18/3	DC CL48'DIEBR Rounding case 10'			
	3F800000 C1200000				DC XL16'3F800000C12000003F800000C1200000'			
					DC CL48'DIEBR Rounding case 1p'			
	BF800000 C1100000 C4C9C5C2 D940D996				<pre>DC XL16'BF800000C1100000BF800000C1100000' DC CL48'DIEBR Rounding case 1q'</pre>			
	BF800000 C1100000				DC XL16'BF800000C1100000BF800000C1100000'			
					DC CL48'DIEBR Rounding case 1r'			
	3F800000 C1200000				DC XL16'3F800000C12000003F800000C1200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 1s'			
	3F800000 C1200000				DC XL16'3F800000C12000003F800000C1200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 1t'			
	BF800000 C1100000				DC XL16'BF800000C1100000BF800000C1100000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 1u'			
	3F800000 C1200000			1886	DC XL16'3F800000C12000003F800000C1200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 1v'			
	BF800000 C1100000				DC XL16'BF800000C1100000BF800000C1100000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 1w'			
	BF800000 C1100000				DC XL16'BF800000C1100000BF800000C1100000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 1x'			
	3F800000 C1200000				DC XL16'3F800000C12000003F800000C1200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 2a'			
	3F800000 C0C00000				DC XL16'3F800000C0C000003F800000C0C00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 2b'			
	BF800000 C0A00000				DC XL16'BF800000C0A00000BF800000C0A00000'			
	C4C9C5C2 D940D996 3F800000 C0C00000				<pre>DC CL48'DIEBR Rounding case 2c' DC XL16'3F800000C0C000003F800000C0C00000'</pre>			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 2d'			
	BF800000 C0A00000				DC XL16'BF800000C0A00000BF800000C0A00000'			
					DC CL48'DIEBR Rounding case 2e'			
000L/00	C4C7C7C2 D340D330			TOOT	DC CL40 DILDN NOUHUING Case Ze			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div		Integer	17 Aug 2022 11:47:05	Page	40
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000E730	BF800000 C0A00000			1902	DC XL16'BF800000C0A00000BF800000C0A00000'			
000E740	C4C9C5C2 D940D996			1903	DC CL48'DIEBR Rounding case 2f'			
	3F800000 C0C00000				DC XL16'3F800000C0C000003F800000C0C00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 2g'			
	3F800000 C0C00000				DC XL16'3F800000C0C000003F800000C0C00000'			
000E7C0					DC CL48'DIEBR Rounding case 2h'			
000E7F0					DC XL16'BF800000C0A00000BF800000C0A00000'			
000E800	C4C9C5C2 D940D996 3F800000 C0C00000				DC CL48'DIEBR Rounding case 2i' DC XL16'3F800000C0C000003F800000C0C00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 2j'			
0000E870					DC XL16'BF800000C0A00000BF800000C0A00000'			
0000E880	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 2k'			
000E8B0					DC XL16'BF800000C0A00000BF800000C0A00000'			
000E8C0	C4C9C5C2 D940D996			1915	DC CL48'DIEBR Rounding case 21'			
	3F800000 C0C00000				DC XL16'3F800000C0C000003F800000C0C00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 2m'			
	3F800000 C0C00000				DC XL16'3F800000C0C000003F800000C0C00000'			
0000E940					DC CL48'DIEBR Rounding case 2n'			
0000E970					DC XL16'BF800000C0A00000BF800000C0A00000'			
000E980	C4C9C5C2 D940D996 3F800000 C0C00000				DC CL48'DIEBR Rounding case 20' DC XL16'3F800000C0C000003F800000C0C00000'			
					DC CL48'DIEBR Rounding case 2p'			
000E9F0					DC XL16'BF800000C0A00000BF800000C0A00000'			
000EA00	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 2q'			
000EA30	BF800000 C0A00000				DC XL16'BF800000C0A00000BF800000C0A00000'			
0000EA40	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 2r'			
0000EA70	3F800000 C0C00000			1928	DC XL16'3F800000C0C000003F800000C0C00000'			
					DC CL48'DIEBR Rounding case 2s'			
	3F800000 C0C00000				DC XL16'3F800000C0C000003F800000C0C00000'			
0000EAC0	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 2t'			
0000EAF0					DC XL16'BF800000C0A00000BF800000C0A00000'			
000EB00	C4C9C5C2 D940D996 3F800000 C0C00000				DC CL48'DIEBR Rounding case 2u' DC XL16'3F800000C0C000003F800000C0C00000'			
0000EB40					DC CL48'DIEBR Rounding case 2v'			
0000EB70					DC XL16'BF800000C0A00000BF800000C0A00000'			
0000EB80					DC CL48'DIEBR Rounding case 2w'			
	BF800000 C0A00000				DC XL16'BF800000C0A00000BF800000C0A00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 2x'			
000EBF0	3F800000 C0C00000				DC XL16'3F800000C0C000003F800000C0C00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3a'			
	3F800000 C0400000				DC XL16'3F800000C04000003F800000C0400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3b'			
	3F800000 C0400000				DC XL16'3F800000C04000003F800000C0400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3c'			
	BF800000 C0000000 C4C9C5C2 D940D996				<pre>DC XL16'BF800000C0000000BF800000C0000000' DC CL48'DIEBR Rounding case 3d'</pre>			
	BF800000 C0000000				DC XL16'BF800000C000000BF800000C0000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3e'			
	BF800000 C0000000				DC XL16'BF800000C0000000BF800000C0000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3f'			
	3F800000 C0400000				DC XL16'3F800000C04000003F800000C0400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3g'			
	3F800000 C0400000			1954	DC XL16'3F800000C04000003F800000C0400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3h'			
	3F800000 C0400000				DC XL16'3F800000C04000003F800000C0400000'			
000EE00	C4C9C5C2 D940D996			1957	DC CL48'DIEBR Rounding case 3i'			

	0.2.1 bfp-001-divt	oint: Test			Integer	17 Aug 2022 11:47:05	Page	41
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000EE30	BF800000 C0000000			1958	DC XL16'BF800000C0000000BF800000C00000000'			
					DC CL48'DIEBR Rounding case 3j'			
	BF800000 C0000000				DC XL16'BF800000C0000000BF800000C00000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3k'			
	BF800000 C0000000				DC XL16'BF80000C0000000BF80000C0000000'			
					DC CL48'DIEBR Rounding case 31'			
	3F800000 C0400000				DC XL16'3F800000C04000003F800000C0400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3m'			
	3F800000 C0400000				DC XL16'3F800000C04000003F800000C0400000'			
	C4C9C5C2 D940D996 3F800000 C0400000				DC CL48'DIEBR Rounding case 3n' DC XL16'3F800000C04000003F800000C0400000'			
					DC CL48'DIEBR Rounding case 30'			
					DC XL16'BF80000C000000BF80000C0000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3p'			
					DC XL16'BF80000C000000BF80000C0000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3q'			
	BF800000 C0000000				DC XL16'BF800000C0000000BF800000C0000000'			
					DC CL48'DIEBR Rounding case 3r'			
	3F800000 C0400000				DC XL16'3F800000C04000003F800000C0400000'			
000F080	C4C9C5C2 D940D996			1977	DC CL48'DIEBR Rounding case 3s'			
	3F800000 C0400000				DC XL16'3F800000C04000003F800000C0400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3t'			
	3F800000 C0400000				DC XL16'3F800000C04000003F800000C0400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3u'			
	BF800000 C0000000				DC XL16'BF80000C0000000BF800000C0000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3v'			
	BF800000 C0000000				DC XL16'BF800000C000000BF800000C0000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 3w'			
	BF800000 C0000000				DC XL16'BF80000C000000BF80000C0000000'			
	C4C9C5C2 D940D996 3F800000 C0400000				DC CL48'DIEBR Rounding case 3x' DC XL16'3F800000C04000003F800000C0400000'			
					DC CL48'DIEBR Rounding case 4a'			
	3F800000 C0000000				DC XL16'3F80000C0000003F80000C0000000'			
					DC CL48'DIEBR Rounding case 4b'			
	BF800000 BF800000				DC XL16'BF800000BF800000BF800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4c'			
	3F800000 C0000000				DC XL16'3F800000C00000003F800000C0000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4d'			
000F2F0	BF800000 BF800000				DC XL16'BF800000BF800000BF800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4e'			
	BF800000 BF800000				DC XL16'BF800000BF800000BF800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4f'			
	3F800000 C0000000				DC XL16'3F80000C00000003F800000C0000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4g'			
	3F800000 C0000000				DC XL16'3F80000C00000003F800000C0000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4h'			
	BF800000 BF800000				DC XL16'BF800000BF800000BF8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4i'			
	3F800000 C0000000 C4C9C5C2 D940D996				DC XL16'3F80000C0000003F800000C0000000'			
	BF800000 BF800000				DC CL48'DIEBR Rounding case 4j' DC XL16'BF800000BF800000BF8000000'			
					DC CL48'DIEBR Rounding case 4k'			
					DC XL16'BF800000BF800000BF800000BF800000'			
					DC CL48'DIEBR Rounding case 41'			
	3F800000 C0000000				DC XL16'3F80000C00000003F80000C0000000'			
10001410								

	0.2.1 bfp-001-divt	oint: Test			Integer	17 Aug 2022 11:47:05	Page	42
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000F530	3F800000 C0000000			2014	DC XL16'3F800000C00000003F800000C0000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4n'			
000F570					DC XL16'BF800000BF800000BF800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 40'			
	3F800000 C0000000				DC XL16'3F800000C0000003F800000C0000000'			
000F5C0					DC CL48'DIEBR Rounding case 4p'			
0000F5F0 0000F600					DC XL16'BF800000BF800000BF800000BF800000' DC CL48'DIEBR Rounding case 4q'			
000F630					DC XL16'BF800000BF800000BF800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4r'			
	3F800000 C0000000				DC XL16'3F800000C00000003F800000C0000000'			
000F680					DC CL48'DIEBR Rounding case 4s'			
000F6B0	3F800000 C0000000				DC XL16'3F800000C000000003F800000C00000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4t'			
000F6F0					DC XL16'BF800000BF800000BF800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4u'			
	3F800000 C0000000				DC XL16'3F800000C0000003F800000C0000000'			
0000F740					DC CL48'DIEBR Rounding case 4v'			
0000F770 0000F780					DC XL16'BF800000BF800000BF800000BF800000' DC CL48'DIEBR Rounding case 4w'			
	BF800000 BF800000				DC XL16'BF800000BF800000BF800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 4x'			
	3F800000 C0000000				DC XL16'3F800000C00000003F800000C0000000'			
000F800					DC CL48'DIEBR Rounding case 5a'			
	3F800000 BF800000				DC XL16'3F800000BF8000003F800000BF800000'			
0000F840					DC CL48'DIEBR Rounding case 5b'			
	3F800000 BF800000				DC XL16'3F800000BF8000003F800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 5c'			
0000F8B0	BF800000 80000000				DC XL16'BF8000008000000BF80000080000000'			
0000F8C0					DC CL48'DIEBR Rounding case 5d'			
0000F8F0 0000F900	BF800000 80000000 C4C9C5C2 D940D996				DC XL16'BF8000008000000BF80000080000000' DC CL48'DIEBR Rounding case 5e'			
	BF800000 80000000				DC XL16'BF8000008000000BF80000080000000'			
000F940					DC CL48'DIEBR Rounding case 5f'			
	3F800000 BF800000				DC XL16'3F800000BF8000003F800000BF800000'			
000F980					DC CL48'DIEBR Rounding case 5g'			
	3F800000 BF800000				DC XL16'3F800000BF8000003F800000BF800000'			
000F9C0	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 5h'			
	3F800000 BF800000				DC XL16'3F800000BF8000003F800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 5i'			
000FA30					DC XL16'BF8000008000000BF80000080000000'			
000FA40					DC CL48'DIEBR Rounding case 5j'			
000FA70					DC XL16'BF8000008000000BF80000080000000'			
000FA80 000FAB0					DC CL48'DIEBR Rounding case 5k' DC XL16'BF8000008000000BF80000080000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 51'			
	3F800000 BF800000				DC XL16'3F800000BF8000003F800000BF800000'			
000FB00					DC CL48'DIEBR Rounding case 5m'			
	3F800000 BF800000				DC XL16'3F800000BF8000003F800000BF800000'			
000FB40					DC CL48'DIEBR Rounding case 5n'			
	3F800000 BF800000			2064	DC XL16'3F800000BF8000003F800000BF800000'			
0000FB80					DC CL48'DIEBR Rounding case 5o'			
000FBB0					DC XL16'BF8000008000000BF80000080000000'			
0000FBC0					DC CL48'DIEBR Rounding case 5p'			
000FBF0					DC XL16'BF8000008000000BF80000080000000'			
000FC00	C4C9C5C2 D940D996			2069	DC CL48'DIEBR Rounding case 5q'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Divi		Integer	17 Aug 2022 11:47:05	Page	43
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000FC30	BF800000 80000000			2070				
					DC CL48'DIEBR Rounding case 5r'			
	3F800000 BF800000				DC XL16'3F800000BF8000003F800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 5s'			
	3F800000 BF800000				DC XL16'3F800000BF8000003F800000BF800000'			
	C4C9C5C2 D940D996 3F800000 BF800000				DC CL48'DIEBR Rounding case 5t' DC XL16'3F800000BF8000003F800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 5u'			
	BF800000 80000000				DC XL16'BF8000008000000BF80000080000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 5v'			
	BF800000 80000000				DC XL16'BF8000008000000BF80000080000000'			
000FD80	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 5w'			
	BF800000 80000000				DC XL16'BF80000080000000BF80000080000000'			
					DC CL48'DIEBR Rounding case 5x'			
	3F800000 BF800000				DC XL16'3F800000BF8000003F800000BF800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 6a'			
	BF800000 3F800000 C4C9C5C2 D940D996				DC XL16'BF8000003F800000BF8000003F800000' DC CL48'DIEBR Rounding case 6b'			
					DC XL16'BF8000003F800000BF8000003F800000'			
					DC CL48'DIEBR Rounding case 6c'			
	3F800000 00000000				DC XL16'3F80000000000003F800000000000000			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 6d'			
	3F800000 00000000				DC XL16'3F800000000000003F8000000000000000'			
					DC CL48'DIEBR Rounding case 6e'			
					DC XL16'BF8000003F800000BF8000003F800000'			
					DC CL48'DIEBR Rounding case 6f'			
	3F800000 00000000				DC XL16'3F80000000000003F8000000000000000			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 6g'			
	BF800000 3F800000 C4C9C5C2 D940D996				DC XL16'BF8000003F800000BF8000003F800000' DC CL48'DIEBR Rounding case 6h'			
					DC XL16'BF8000003F800000BF8000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 6i'			
	3F800000 00000000				DC XL16'3F80000000000003F800000000000000			
					DC CL48'DIEBR Rounding case 6j'			
	3F800000 00000000				DC XL16'3F800000000000003F8000000000000000'			
					DC CL48'DIEBR Rounding case 6k'			
					DC XL16'BF8000003F800000BF8000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 61'			
	3F800000 000000000				DC XL16'3F80000000000003F80000000000000'			
	C4C9C5C2 D940D996 BF800000 3F800000				DC CL48'DIEBR Rounding case 6m' DC XL16'BF8000003F800000BF8000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 6n'			
	BF800000 3F800000				DC XL16'BF8000003F800000BF8000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 60'			
	3F800000 00000000				DC XL16'3F80000000000003F800000000000000'			
	C4C9C5C2 D940D996			2115	DC CL48'DIEBR Rounding case 6p'			
	3F800000 00000000			2116	DC XL16'3F80000000000003F80000000000000000			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 6q'			
	BF800000 3F800000				DC XL16'BF8000003F800000BF8000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 6r'			
	3F800000 000000000				DC XL16'3F80000000000003F8000000000000'			
	C4C9C5C2 D940D996 BF800000 3F800000				DC CL48'DIEBR Rounding case 6s' DC XL16'BF8000003F800000BF8000003F800000'			
					DC CL48'DIEBR Rounding case 6t'			
	BF800000 3F800000				DC XL16'BF8000003F800000BF8000003F800000'			
,	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 6u'			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	44
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0010330	3F800000 00000000			2126	DC XL16'3F80000000000003F80000000000000000			
00010340	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 6v'			
	3F800000 00000000			2128				
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 6w'			
	BF800000 3F800000			2130				
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 6x'			
	3F800000 00000000				DC XL16'3F80000000000003F80000000000000000			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7a'			
	BF800000 40000000				DC XL16'BF8000004000000BF80000040000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7b'			
	3F800000 3F800000				DC XL16'3F8000003F8000003F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7c'			
	BF800000 40000000				DC XL16'BF8000004000000BF80000040000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7d'			
	3F800000 3F800000				DC XL16'3F8000003F8000003F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7e'			
	BF800000 40000000 C4C9C5C2 D940D996				DC XL16'BF8000004000000BF80000040000000' DC CL48'DIEBR Rounding case 7f'			
	3F800000 3F800000				DC XL16'3F8000003F8000003F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7g'			
	BF800000 40000000				DC XL16'BF8000004000000BF80000040000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7h'			
	3F800000 3F800000			2148				
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7i'			
0010630	BF800000 40000000				DC XL16'BF8000004000000BF80000040000000'			
0010640	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7j'			
	3F800000 3F800000				DC XL16'3F8000003F8000003F8000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7k'			
	BF800000 40000000				DC XL16'BF800004000000BF80000040000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 71'			
	3F800000 3F800000				DC XL16'3F8000003F8000003F8000003F800000'			
0010700	C4C9C5C2 D940D996			2157	DC CL48'DIEBR Rounding case 7m'			
0010730	BF800000 40000000				DC XL16'BF80000040000000BF80000040000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7n'			
0010770	3F800000 3F800000			2160	DC XL16'3F8000003F8000003F8000003F800000'			
0010780	C4C9C5C2 D940D996			2161	DC CL48'DIEBR Rounding case 7o'			
00107B0	BF800000 40000000			2162	DC XL16'BF80000040000000BF80000040000000'			
					DC CL48'DIEBR Rounding case 7p'			
	3F800000 3F800000				DC XL16'3F8000003F8000003F8000003F800000'			
					DC CL48'DIEBR Rounding case 7q'			
					DC XL16'BF8000004000000BF80000040000000'			
					DC CL48'DIEBR Rounding case 7r'			
	3F800000 3F800000				DC XL16'3F8000003F8000003F8000000'			
					DC CL48'DIEBR Rounding case 7s'			
	BF800000 40000000				DC XL16'BF8000004000000BF80000040000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7t'			
	3F800000 3F800000				DC XL16'3F8000003F8000003F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7u'			
	BF800000 40000000				DC XL16'BF8000004000000BF80000040000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 7v'			
					DC XL16'3F8000003F8000003F8000000'			
					DC CL48'DIEBR Rounding case 7w'			
					DC XL16'BF8000004000000BF80000040000000'			
	C4C9C5C2 D940D996 3F800000 3F800000				DC CL48'DIEBR Rounding case 7x' DC XL16'3F8000003F8000003F8000000'			
מחמוממו	> = \$ UUUUUU			/ I X //				

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div	ide To	Integer	17 Aug 2022 11:47:05	Page	45
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00010A30	BF800000 40400000			2182	DC XL16'BF80000040400000BF80000040400000'			
00010A40	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8b'			
00010A70	BF800000 40400000				DC XL16'BF80000040400000BF80000040400000'			
					DC CL48'DIEBR Rounding case 8c'			
	3F800000 40000000				DC XL16'3F80000040000003F80000040000000'			
00010AC0	C4C9C5C2 D940D996 3F800000 40000000				DC CL48'DIEBR Rounding case 8d' DC XL16'3F80000040000003F80000040000000'			
00010AF0					DC CL48'DIEBR Rounding case 8e'			
					DC XL16'BF80000040400000BF80000040400000'			
					DC CL48'DIEBR Rounding case 8f'			
	3F800000 40000000				DC XL16'3F80000040000003F80000040000000'			
00010B80					DC CL48'DIEBR Rounding case 8g'			
00010BB0	BF800000 40400000				DC XL16'BF80000040400000BF80000040400000'			
					DC CL48'DIEBR Rounding case 8h'			
					DC XL16'BF80000040400000BF80000040400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8i'			
	3F800000 40000000				DC XL16'3F80000040000003F80000040000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8j'			
	3F800000 40000000 C4C9C5C2 D940D996				DC XL16'3F80000040000003F80000040000000' DC CL48'DIEBR Rounding case 8k'			
	BF800000 40400000				DC XL16'BF80000040400000BF80000040400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 81'			
	3F800000 40000000				DC XL16'3F80000040000003F80000040000000'			
0010D00	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8m'			
0010D30	BF800000 40400000				DC XL16'BF80000040400000BF80000040400000'			
00010D40	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8n'			
00010D70	BF800000 40400000				DC XL16'BF80000040400000BF80000040400000'			
					DC CL48'DIEBR Rounding case 80'			
	3F800000 40000000				DC XL16'3F80000040000003F80000040000000'			
00010DC0					DC CL48'DIEBR Rounding case 8p'			
00010DF0	3F800000 40000000 C4C9C5C2 D940D996				DC XL16'3F80000040000003F80000040000000' DC CL48'DIEBR Rounding case 8q'			
	BF800000 40400000				DC XL16'BF80000040400000BF80000040400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8r'			
	3F800000 40000000				DC XL16'3F80000040000003F80000040000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8s'			
	BF800000 40400000				DC XL16'BF80000040400000BF80000040400000'			
00010EC0	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8t'			
	BF800000 40400000				DC XL16'BF80000040400000BF80000040400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8u'			
	3F800000 40000000				DC XL16'3F80000040000003F80000040000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8v' DC XL16'3F80000040000003F80000040000000'			
	3F800000 40000000 C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8w'			
	BF800000 40400000				DC XL16'BF80000040400000BF80000040400000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 8x'			
	3F800000 40000000				DC XL16'3F80000040000003F80000040000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9a'			
	BF800000 40C00000				DC XL16'BF80000040C00000BF80000040C00000'			
00011040	C4C9C5C2 D940D996			2231	DC CL48'DIEBR Rounding case 9b'			
	3F800000 40A00000				DC XL16'3F80000040A000003F80000040A00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9c'			
	BF800000 40C00000				DC XL16'BF80000040C00000BF80000040C00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9d'			
	3F800000 40A00000				DC XL16'3F80000040A000003F80000040A00000'			
00011100	C4C9C5C2 D940D996			2231	DC CL48'DIEBR Rounding case 9e'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div		Integer	17 Aug 2022 11:47:05	Page	46
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00011130	BF800000 40C00000			2238	DC XL16'BF80000040C00000BF80000040C00000'			
00011140	C4C9C5C2 D940D996			2239	DC CL48'DIEBR Rounding case 9f'			
00011170	3F800000 40A00000				DC XL16'3F80000040A000003F80000040A00000'			
00011180	C4C9C5C2 D940D996			2241	DC CL48'DIEBR Rounding case 9g'			
	BF800000 40C00000				DC XL16'BF80000040C00000BF80000040C00000'			
					DC CL48'DIEBR Rounding case 9h'			
	3F800000 40A00000				DC XL16'3F80000040A000003F80000040A00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9i'			
	BF800000 40C00000				DC XL16'BF80000040C00000BF80000040C00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9j'			
	3F800000 40A00000				DC XL16'3F80000040A000003F80000040A00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9k'			
	BF800000 40C00000				DC XL16'BF80000040C00000BF80000040C00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 91'			
	3F800000 40A00000				DC XL16'3F80000040A000003F80000040A00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9m'			
	BF800000 40C00000				DC XL16'BF80000040C00000BF80000040C00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9n'			
	3F800000 40A00000				DC XL16'3F80000040A000003F80000040A00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 90'			
	BF800000 40C00000 C4C9C5C2 D940D996				DC XL16'BF80000040C00000BF80000040C00000'			
	3F800000 40A00000				DC CL48'DIEBR Rounding case 9p'			
	C4C9C5C2 D940D996				DC XL16'3F80000040A000003F80000040A00000'			
	BF800000 40C00000				DC CL48'DIEBR Rounding case 9q' DC XL16'BF80000040C00000BF80000040C00000'			
					DC CL48'DIEBR Rounding case 9r'			
	3F800000 40A00000				DC XL16'3F80000040A000003F80000040A00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9s'			
	BF800000 40C00000				DC XL16'BF80000040C00000BF80000040C00000'			
					DC CL48'DIEBR Rounding case 9t'			
	3F800000 40A00000				DC XL16'3F80000040A000003F80000040A00000'			
					DC CL48'DIEBR Rounding case 9u'			
	BF800000 40C00000			2270	DC XL16'BF80000040C00000BF80000040C00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9v'			
	3F800000 40A00000				DC XL16'3F80000040A000003F80000040A00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9w'			
	BF800000 40C00000				DC XL16'BF80000040C00000BF80000040C00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 9x'			
	3F800000 40A00000				DC XL16'3F80000040A000003F80000040A00000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10a'			
00011630	BF800000 41200000			2278	DC XL16'BF80000041200000BF80000041200000'			
00011640	C4C9C5C2 D940D996			2279	DC CL48'DIEBR Rounding case 10b'			
	3F800000 41100000			2280	DC XL16'3F800000411000003F80000041100000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10c'			
	BF800000 41200000				DC XL16'BF80000041200000BF80000041200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10d'			
	3F800000 41100000				DC XL16'3F800000411000003F80000041100000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10e'			
	BF800000 41200000				DC XL16'BF80000041200000BF80000041200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10f'			
	3F800000 41100000				DC XL16'3F800000411000003F80000041100000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10g'			
	BF800000 41200000				DC XL16'BF80000041200000BF80000041200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10h'			
	3F800000 41100000				DC XL16'3F800000411000003F80000041100000'			
10011800	C4C9C5C2 D940D996			2293	DC CL48'DIEBR Rounding case 10i'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div	ide To	Integer	17 Aug 2022 11:47:05	Page	47
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00011830	BF800000 41200000				DC XL16'BF80000041200000BF80000041200000'			
					DC CL48'DIEBR Rounding case 10j'			
	3F800000 41100000				DC XL16'3F800000411000003F80000041100000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10k'			
					DC XL16'BF80000041200000BF80000041200000'			
					DC CL48'DIEBR Rounding case 101'			
	3F800000 41100000				DC XL16'3F800000411000003F80000041100000'			
					DC CL48'DIEBR Rounding case 10m'			
	BF800000 41200000				DC XL16'BF80000041200000BF80000041200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10n'			
	3F800000 41100000				DC XL16'3F800000411000003F80000041100000'			
					DC CL48'DIEBR Rounding case 10o' DC XL16'BF80000041200000BF80000041200000'			
	BF800000 41200000 C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10p'			
	3F800000 41100000				DC XL16'3F800000411000003F80000041100000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10q'			
					DC XL16'BF80000041200000BF80000041200000'			
					DC CL48'DIEBR Rounding case 10r'			
	3F800000 41100000				DC XL16'3F800000411000003F80000041100000'			
					DC CL48'DIEBR Rounding case 10s'			
	BF800000 41200000				DC XL16'BF80000041200000BF80000041200000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10t'			
	3F800000 41100000				DC XL16'3F800000411000003F80000041100000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 10u'			
	BF800000 41200000				DC XL16'BF80000041200000BF80000041200000'			
					DC CL48'DIEBR Rounding case 10v'			
00011B70	3F800000 41100000				DC XL16'3F800000411000003F80000041100000'			
00011B80	C4C9C5C2 D940D996			2321	DC CL48'DIEBR Rounding case 10w'			
00011BB0	BF800000 41200000				DC XL16'BF80000041200000BF80000041200000'			
					DC CL48'DIEBR Rounding case 10x'			
	3F800000 41100000				DC XL16'3F800000411000003F80000041100000'			
					DC CL48'DIEBR Rounding case 11'			
	00000000 3F800000				DC XL16'000000003F800000000000003F800000'			
					DC CL48'DIEBR Rounding case 11'			
	00000000 3F800000				DC XL16'000000003F800000000000003F800000'			
					DC CL48'DIEBR Rounding case 11'			
					DC XL16'000000003F800000000000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
					DC XL16'00000003F800000000000003F800000'			
	C4C9C5C2 D940D996 00000000 3F800000				DC CL48'DIEBR Rounding case 11' DC XL16'000000003F800000000000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
	00000000 3F800000				DC XL16'000000003F8000000000000003F800000'			
					DC CL48'DIEBR Rounding case 11'			
	00000000 3F800000				DC XL16'00000003F800000000000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
	00000000 3F80000				DC XL16'00000003F800000000000003F800000'			
					DC CL48'DIEBR Rounding case 11'			
					DC XL16'000000003F8000000000000003F800000'			
					DC CL48'DIEBR Rounding case 11'			
					DC XL16'00000003F800000000000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
					DC XL16'00000003F800000000000003F800000'			
					DC CL48'DIEBR Rounding case 11'			
	00000000 3F800000				DC XL16'000000003F800000000000003F800000'			
					DC CL48'DIEBR Rounding case 11'			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	48
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00011F30	00000000 3F800000			2350	DC XL16'000000003F800000000000003F800000'			
00011F40	C4C9C5C2 D940D996			2351	DC CL48'DIEBR Rounding case 11'			
00011F70	00000000 3F800000			2352	DC XL16'000000003F800000000000003F800000'			
00011F80	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
00011FB0	00000000 3F800000				DC XL16'000000003F800000000000003F800000'			
00011FC0	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
00011FF0	00000000 3F800000				DC XL16'000000003F800000000000003F800000'			
00012000	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
00012030	00000000 3F800000				DC XL16'000000003F800000000000003F800000'			
00012040	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
00012070	00000000 3F800000				DC XL16'00000003F80000000000003F800000'			
00012080	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
00120B0	00000000 3F800000				DC XL16'00000003F800000000000003F800000'			
000120C0 000120F0	C4C9C5C2 D940D996 00000000 3F800000				DC CL48'DIEBR Rounding case 11' DC XL16'000000003F800000000000003F800000'			
00012070	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
0012100	00000000 3F800000				DC XL16'00000003F800000000000003F800000'			
00012130	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
00012170	00000000 3F800000				DC XL16'00000003F800000000000003F800000'			
00012170	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
00012180	00000000 3F800000				DC XL16'00000003F800000000000003F800000'			
000121C0	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 11'			
00121F0	00000000 3F800000				DC XL16'00000003F800000000000003F800000'			
0012200	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12'			
00012230	C0000000 3F800000				DC XL16'C00000003F800000C00000003F800000'			
00012240	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12'			
00012270	C0000000 3F800000				DC XL16'C00000003F800000C00000003F800000'			
00012280	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12'			
000122B0	C0000000 3F800000				DC XL16'C00000003F800000C00000003F800000'			
000122C0	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12'			
	40400000 00000000				DC XL16'4040000000000000404000000000000000'			
00012300	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12'			
					DC XL16'C00000003F800000C00000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12'			
	40400000 00000000				DC XL16'4040000000000000404000000000000000			
					DC CL48'DIEBR Rounding case 12'			
					DC XL16'C00000003F800000C00000003F800000'			
000123C0					DC CL48'DIEBR Rounding case 12'			
	C0000000 3F800000				DC XL16'C00000003F800000C00000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12' DC XL16'C00000003F800000C00000003F800000'			
00012430	C0000000 3F800000 C4C9C5C2 D940D996							
	40400000 000000000				DC CL48'DIEBR Rounding case 12' DC XL16'404000000000000404000000000000000			
					DC CL48'DIEBR Rounding case 12'			
	C0000000 3F800000				DC XL16'C00000003F800000C00000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12'			
	40400000 000000000				DC XL16'4040000000000004040000000000000'			
0012410					DC CL48'DIEBR Rounding case 12'			
0012530					DC XL16'C00000003F800000C00000003F800000'			
0012540					DC CL48'DIEBR Rounding case 12'			
	C000000 3F80000				DC XL16'C00000003F800000C00000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12'			
	C0000000 3F800000				DC XL16'C00000003F800000C00000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12'			
	4040000 00000000				DC XL16'404000000000000004040000000000000000			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12'			

ASMA Ver.	0.2.1 bfp-001-div	toint: Test	IEEE Divi	ide To	Integer	17 Aug 2022 11:47:05	Page	49
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00012630	C0000000 3F800000			2406				
	C4C9C5C2 D940D996			2407	DC CL48'DIEBR Rounding case 12'			
	40400000 00000000			2408				
	C4C9C5C2 D940D996			2409				
	C0000000 3F800000			2410				
	C4C9C5C2 D940D996			2411				
	C0000000 3F800000				DC XL16'C00000003F800000C00000003F800000'			
	C4C9C5C2 D940D996			2413				
	C0000000 3F800000				DC XL16'C00000003F800000C00000003F800000'			
	C4C9C5C2 D940D996 40400000 00000000			2415 2416				
	C4C9C5C2 D940D996			2417				
	C0000000 3F800000				DC XL16'C0000003F800000C0000003F800000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding case 12'			
	4040000 00000000				DC XL16'404000000000000404000000000000000			
00012710	4040000 0000000	00000120	00000001		SBFPRMO_NUM EQU (*-SBFPRMO_GOOD)/64			
		00000120	0000001	2422				
				2423				
		00012800	00000001	2424	SBFPRMOF GOOD EQU *			
00012800	C4C9C5C2 D940D996			2425	DC CL48 DIEBR Rounding FPCR 1ab'			
00012830					DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 1cd'			
00012870				2428				
	C4C9C5C2 D940D996			2429				
000128B0				2430				
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 1gh'			
	00000000 F8000000			2432				
	C4C9C5C2 D940D996			2433				
	00000000 F8000000 C4C9C5C2 D940D996			2434				
	00000000 F8000000			2435	DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996			2437				
	00000000 F8000000			2438				
	C4C9C5C2 D940D996			2439				
	00000000 F8000000			2440				
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 1qr'			
	00000000 F8000000				DC XL16'0000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 1st'			
00012A70	00000000 F8000000			2444	DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996			2445				
	00000000 F8000000			2446				
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 1wx'			
	00000000 F8000000			2448				
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 2ab'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 2cd'			
	00000000 F8000000 C4C9C5C2 D940D996				DC XL16'00000000F800000000000000F8000000'			
	00000000 F8000000				DC CL48'DIEBR Rounding FPCR 2ef' DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 2gh'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 2ij'			
	00000000 F8000000			2458				
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 2kl'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 2mn'			
==				• -				

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div		Integer	17 Aug 2022 11:47:05	Page	50
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00012CB0	00000000 F8000000			2462	DC XL16'0000000F80000000000000F8000000'			
00012CC0	C4C9C5C2 D940D996			2463	DC CL48'DIEBR Rounding FPCR 2op'			
00012CF0	00000000 F8000000			2464	DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 2qr'			
00012D30	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
0012D40	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 2st'			
0012D70	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 2uv'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 2wx'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 3ab'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 3cd'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 3ef'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 3gh'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 3ij'			
	00000000 F8000000 C4C9C5C2 D940D996				DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 3kl'			
	00000000 F8000000 C4C9C5C2 D940D996				DC XL16'00000000F800000000000000F8000000'			
	00000000 F8000000				DC CL48'DIEBR Rounding FPCR 3mn' DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996			2487				
	00000000 F8000000			2487				
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 3qr'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 3st'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 3uv'			
	0000000 F800000				DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 3wx'			
					DC XL16'0000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 4ab'			
					DC XL16'0000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 4cd'			
					DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 4ef'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 4gh'			
					DC XL16'00000000F8000000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 4ij'			
0013230	00000000 F8000000				DC XL16'00000000F8000000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 4kl'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 4mn'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 4op'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 4qr'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 4st'			
					DC XL16'00000000F800000000000000F8000000'			
0013380	C4C9C5C2 D940D996			2517	DC CL48'DIEBR Rounding FPCR 4uv'			

SMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div		Integer	17 Aug 2022 11:47:05	Page	51
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00133B0	00000000 F8000000			2518	DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 4wx'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 5ab'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
0013440	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 5cd'			
0013470	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996 00000000 F8000000				DC CL48'DIEBR Rounding FPCR 5ef' DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 5gh'			
00134F0	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 5ij'			
0013530	00000000 F8000000				DC XL16'00000000F8000000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 5kl'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 5mn'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 5op'			
00135F0 0013600	00000000 F8000000 C4C9C5C2 D940D996				DC XL16'00000000F800000000000000F8000000' DC CL48'DIEBR Rounding FPCR 5qr'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 5st'			
	0000000 F800000				DC XL16'0000000F80000000000000F8000000'			
0013680	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 5uv'			
00136B0	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 5wx'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 6ab'			
	00000000 F8000000 C4C9C5C2 D940D996				DC XL16'00000000F800000000000000F8000000'			
	00000000 F8000000				DC CL48'DIEBR Rounding FPCR 6cd' DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 6ef'			
	0000000 F800000				DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 6gh'			
00137F0	00000000 F8000000			2552	DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 6ij'			
					DC XL16'00000000F80000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 6kl'			
					DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996 00000000 F8000000				DC CL48'DIEBR Rounding FPCR 6mn' DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 6op'			
					DC XL16'00000000F80000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 6qr'			
					DC XL16'00000000F800000000000000F8000000'			
0013940	C4C9C5C2 D940D996			2563	DC CL48'DIEBR Rounding FPCR 6st'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 6uv'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 6wx'			
	00000000 F8000000 C4C9C5C2 D940D996				DC XL16'00000000F800000000000000F8000000' DC CL48'DIEBR Rounding FPCR 7ab'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 7cd'			
					DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 7ef'			

SMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div		Integer	17 Aug 2022 11:47:05	Page	52
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0013AB0	00000000 F8000000			2574	DC XL16'00000000F800000000000000F8000000'			
0013AC0	C4C9C5C2 D940D996			2575	DC CL48'DIEBR Rounding FPCR 7gh'			
0013AF0	00000000 F8000000			2576	DC XL16'00000000F800000000000000F8000000'			
0013B00	C4C9C5C2 D940D996			2577	DC CL48'DIEBR Rounding FPCR 7ij'			
0013B30	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
0013B40	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 7kl'			
0013B70	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48 DIEBR Rounding FPCR 7mn'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 7op'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 7qr'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 7st'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 7uv'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 7wx'			
0013CF0	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 8ab'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 8cd'			
0013D70	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
0013D80	C4C9C5C2 D940D996			2597				
0013DB0	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
0013DC0	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 8gh'			
0013DF0	00000000 F8000000			2600				
	C4C9C5C2 D940D996 00000000 F8000000				DC CL48'DIEBR Rounding FPCR 8ij' DC XL16'00000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 8kl'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 8mn'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 8op'			
					DC XL16'0000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 8qr'			
					DC XL16'0000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 8st'			
					DC XL16'0000000F800000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 8uv'			
					DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 8wx'			
					DC XL16'0000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 9ab'			
					DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 9cd'			
	00000000 F800000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 9ef'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 9gh'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 9ij'			
	00000000 F800000				DC XL16'0000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 9kl'			
					DC XL16'0000000F800000000000000F8000000'			
					DC CL48'DIEBR Rounding FPCR 9mn'			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	53
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000141B0	00000000 F8000000			2630	DC XL16'00000000F800000000000000F8000000'			
00141C0	C4C9C5C2 D940D996			2631	DC CL48'DIEBR Rounding FPCR 9op'			
000141F0	00000000 F8000000			2632				
00014200	C4C9C5C2 D940D996			2633	DC CL48'DIEBR Rounding FPCR 9qr'			
00014230	00000000 F8000000			2634				
0014240	C4C9C5C2 D940D996			2635				
00014270	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
0014280	C4C9C5C2 D940D996			2637				
00142B0	00000000 F8000000			2638				
00142C0	C4C9C5C2 D940D996			2639				
000142F0	00000000 F8000000			2640				
0014300	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 10ab'			
0014330	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
00014340 00014370	C4C9C5C2 D940D996 00000000 F8000000			2643 2644				
00014370	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 10ef'			
0014380 00143B0	00000000 F8000000			2646				
000143C0	C4C9C5C2 D940D996			2647				
000143E0	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
00014400	C4C9C5C2 D940D996			2649				
00014430	00000000 F8000000			2650				
0014440	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 10kl'			
0014470	00000000 F8000000			2652				
00014480	C4C9C5C2 D940D996			2653				
000144B0	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
000144C0	C4C9C5C2 D940D996			2655				
000144F0	00000000 F8000000			2656				
00014500	C4C9C5C2 D940D996			2657				
00014530	00000000 F8000000			2658				
00014540	C4C9C5C2 D940D996			2659				
00014570	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
00014580	C4C9C5C2 D940D996			2661				
000145B0	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
000145C0					DC CL48'DIEBR Rounding FPCR 10wx'			
000145F0					DC XL16'00000000F80000000000000F8000000'			
0014600					DC CL48'DIEBR Rounding FPCR 11ab'			
00014630 00014640					DC XL16'00000000F800000000000000F8000000'			
0014640					DC CL48'DIEBR Rounding FPCR 11cd' DC XL16'0000000F80000000000000F8000000'			
00014670					DC CL48'DIEBR Rounding FPCR 11ef'			
0014680					DC XL16'00000000F800000000000000F8000000'			
00146C0					DC CL48'DIEBR Rounding FPCR 11gh'			
00146F0					DC XL16'00000000F800000000000000F8000000'			
0014700					DC CL48'DIEBR Rounding FPCR 11ij'			
0014730					DC XL16'0000000F80000000000000F8000000'			
0014740					DC CL48'DIEBR Rounding FPCR 11kl'			
0014770					DC XL16'00000000F800000000000000F8000000'			
0014780					DC CL48'DIEBR Rounding FPCR 11mn'			
00147B0					DC XL16'00000000F800000000000000F8000000'			
000147C0	C4C9C5C2 D940D996				DC CL48'DIEBR Rounding FPCR 11op'			
00147F0	00000000 F8000000			2680	DC XL16'00000000F800000000000000F8000000'			
00014800					DC CL48'DIEBR Rounding FPCR 11qr'			
00014830				2682	DC XL16'00000000F800000000000000F8000000'			
00014840					DC CL48'DIEBR Rounding FPCR 11st'			
00014870					DC XL16'00000000F800000000000000F8000000'			
00014880	C4C9C5C2 D940D996			2685	DC CL48'DIEBR Rounding FPCR 11uv'			

	0.2.1 bfp-001-divt				17 Aug 2022 11:47:05	Page	54
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000148B0	00000000 F8000000			2686 DC XL16'0000000F80000000000000F8000000'			
000148C0	C4C9C5C2 D940D996			2687 DC CL48'DIEBR Rounding FPCR 11wx'			
000148F0 00014900	00000000 F8000000 C4C9C5C2 D940D996			2688 DC XL16'00000000F800000000000000F8000000' 2689 DC CL48'DIEBR Rounding FPCR 12ab'			
00014930	00000000 F8000000			2690 DC XL16'0000000F80000000000000F8000000'			
00014940	C4C9C5C2 D940D996			2691 DC CL48'DIEBR Rounding FPCR 12cd'			
00014970	00000000 F8000000			2692 DC XL16'00000000F800000000000000F8000000'			
00014980	C4C9C5C2 D940D996			2693 DC CL48'DIEBR Rounding FPCR 12ef'			
000149B0	00000000 F8000000			2694 DC XL16'00000000F80000000000000F8000000'			
000149C0 000149F0	C4C9C5C2 D940D996 00000000 F8000000			2695 DC CL48'DIEBR Rounding FPCR 12gh' 2696 DC XL16'00000000F80000000000000F8000000'			
00014510	C4C9C5C2 D940D996			2697 DC CL48'DIEBR Rounding FPCR 12ij'			
00014A30	00000000 F8000000			2698 DC XL16'00000000F80000000000000F8000000'			
00014A40	C4C9C5C2 D940D996			2699 DC CL48'DIEBR Rounding FPCR 12kl'			
00014A70	00000000 F8000000			2700 DC XL16'00000000F8000000000000F8000000'			
00014A80 00014AB0	C4C9C5C2 D940D996 00000000 F8000000			2701 DC CL48'DIEBR Rounding FPCR 12mn' 2702 DC XL16'00000000F80000000000000F8000000'			
00014AC0	C4C9C5C2 D940D996			2703 DC CL48'DIEBR Rounding FPCR 12op'			
00014AF0	00000000 F800000			2704 DC XL16'0000000F80000000000000F8000000'			
00014B00	C4C9C5C2 D940D996			2705 DC CL48'DIEBR Rounding FPCR 12qr'			
00014B30	00000000 F8000000			2706 DC XL16'00000000F80000000000000F8000000'			
00014B40	C4C9C5C2 D940D996			2707 DC CL48'DIEBR Rounding FPCR 12st'			
00014B70 00014B80	00000000 F8000000 C4C9C5C2 D940D996			2708 DC XL16'00000000F800000000000000F8000000' 2709 DC CL48'DIEBR Rounding FPCR 12uv'			
00014BB0	00000000 F8000000			2710 DC XL16'0000000F80000000000000F8000000'			
00014BC0				2711 DC CL48'DIEBR Rounding FPCR 12wx'			
00014BF0	00000000 F8000000			2712 DC XL16'00000000F800000000000000F8000000'			
		00000090	00000001	2713 SBFPRMOF_NUM EQU (*-SBFPRMOF_GOOD)/64 2714 *			
				2715 *			
00014600	C4C0C4C3	00014C00	00000001	2716 LBFPRMO_GOOD EQU *			
00014000	C4C9C4C2 D9409996 3FE00000 00000000			2717 DC CL48'DIDBR rounding test 1a NT' 2718 DC XL16'3FE00000000000000014000000000000000000000			
	C4C9C4C2 D9409996			2719 DC CL48'DIDBR rounding test 1a TR'			
	3FE00000 00000000			2720 DC XL16'3FE0000000000000C014000000000000000			
00014C80	C4C9C4C2 D9409996			2721 DC CL48'DIDBR rounding test 1b NT'			
	3FE00000 00000000			2722 DC XL16'3FE0000000000000C014000000000000'			
	C4C9C4C2 D9409996			2723 DC CL48'DIDBR rounding test 1b TR'			
	3FE00000 00000000 C4C9C4C2 D9409996			2724 DC XL16'3FE00000000000000001400000000000000000000			
	3FE00000 00000000			2726 DC XL16'3FE000000000000000140000000000000000			
	C4C9C4C2 D9409996			2727 DC CL48'DIDBR rounding test 1c TR'			
	3FE00000 00000000			2728 DC XL16'3FE000000000000000001400000000000000			
	C4C9C4C2 D9409996			2729 DC CL48'DIDBR rounding test 1d NT'			
00014DB0 00014DC0	BFF80000 00000000 C4C9C4C2 D9409996			2730 DC XL16'BFF800000000000000000000000000000000000			
00014DC0 00014DF0				2731 DC CL48 DIDBK FOUNDING CEST 10 TK 2732 DC XL16'BFF800000000000000000000000000000000000			
00014E00				2733 DC CL48'DIDBR rounding test 1e NT'			
00014E30	BFF80000 00000000			2734 DC XL16'BFF800000000000000000000000000000000000			
00014E40				2735 DC CL48'DIDBR rounding test 1e TR'			
	BFF80000 00000000			2736 DC XL16'BFF800000000000000000000000000000000000			
	C4C9C4C2 D9409996 3FE00000 00000000			2737 DC CL48'DIDBR rounding test 1f NT' 2738 DC XL16'3FE00000000000000000140000000000000000000			
	C4C9C4C2 D9409996			2739 DC CL48'DIDBR rounding test 1f TR'			
	3FE00000 00000000			2740 DC XL16'3FE0000000000000C014000000000000000			
00014F00	C4C9C4C2 D9409996			2741 DC CL48'DIDBR rounding test 1g NT'			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	55
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00014F30	3FE00000 00000000			2742	DC XL16'3FE0000000000000C014000000000000'			
00014F40	C4C9C4C2 D9409996			2743	DC CL48'DIDBR rounding test 1g TR'			
00014F70	3FE00000 00000000			2744				
00014F80	C4C9C4C2 D9409996			2745	DC CL48'DIDBR rounding test 1h NT'			
00014FB0	3FE00000 00000000			2746	DC XL16'3FE00000000000000000000000000000000000			
00014FC0	C4C9C4C2 D9409996			2747	DC CL48'DIDBR rounding test 1h TR'			
00014FF0	3FE00000 00000000			2748	DC XL16'3FE00000000000000C014000000000000'			
	C4C9C4C2 D9409996			2749				
	3FE00000 00000000			2750				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1i TR'			
	3FE00000 00000000			2752				
00015080	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1j NT'			
	BFF80000 00000000				DC XL16'BFF8000000000000C01000000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1j TR'			
	BFF80000 00000000				DC XL16'BFF8000000000000C0100000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1k NT'			
	BFF80000 00000000			2758				
00015140	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1k TR'			
	BFF80000 00000000				DC XL16'BFF800000000000000000000000000000000000			
	C4C9C4C2 D9409996			2761				
	3FE00000 00000000				DC XL16'3FE0000000000000C014000000000000'			
	C4C9C4C2 D9409996			2763	<u> </u>			
	3FE00000 00000000				DC XL16'3FE0000000000000C01400000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1m NT'			
	3FE00000 00000000				DC XL16'3FE0000000000000C01400000000000'			
	C4C9C4C2 D9409996			2767				
	3FE00000 00000000			2768				
	C4C9C4C2 D9409996			2769				
	3FE00000 00000000 C4C9C4C2 D9409996			2770				
	3FE00000 00000000			2771	DC CL48'DIDBR rounding test 1n TR' DC XL16'3FE000000000000000140000000000000'			
00015270	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10 NT'			
	3FE00000 00000000				DC XL16'3FE000000000000C01400000000000'			
					DC CL48'DIDBR rounding test 10 TR'			
	3FE00000 00000000				DC XL16'3FE0000000000000C01400000000000'			
					DC CL48'DIDBR rounding test 1p NT'			
	BFF80000 00000000				DC XL16'BFF8000000000000C010000000000000'			
					DC CL48'DIDBR rounding test 1p TR'			
	BFF80000 00000000				DC XL16'BFF80000000000000000000000000000000			
					DC CL48'DIDBR rounding test 1q NT'			
					DC XL16'BFF8000000000000C0100000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1q TR'			
	BFF80000 00000000				DC XL16'BFF800000000000000000000000000000000			
					DC CL48'DIDBR rounding test 1r NT'			
	3FE00000 00000000				DC XL16'3FE0000000000000C014000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1r TR'			
	3FE00000 00000000				DC XL16'3FE0000000000000C014000000000000'			
					DC CL48'DIDBR rounding test 1s NT'			
	3FE00000 00000000				DC XL16'3FE00000000000000C0140000000000000'			
					DC CL48'DIDBR rounding test 1s TR'			
	3FE00000 00000000				DC XL16'3FE0000000000000C014000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1t NT'			
	3FE00000 00000000				DC XL16'3FE0000000000000C014000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1t TR'			
	3FE00000 00000000				DC XL16'3FE00000000000000C0140000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1u NT'			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	56
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0015630	3FE00000 00000000			2798	DC XL16'3FE0000000000000C014000000000000'			
00015640	C4C9C4C2 D9409996			2799	DC CL48'DIDBR rounding test 1u TR'			
	3FE00000 00000000			2800				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1v NT'			
	BFF80000 00000000			2802				
	C4C9C4C2 D9409996			2803				
	BFF80000 00000000				DC XL16'BFF8000000000000C0100000000000000'			
	C4C9C4C2 D9409996			2805				
	BFF80000 00000000			2806				
	C4C9C4C2 D9409996			2807				
	BFF80000 00000000			2808				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 1x NT'			
	3FE00000 00000000				DC XL16'3FE00000000000000C014000000000000'			
					DC CL48'DIDBR rounding test 1x TR'			
	3FE00000 00000000			2812				
				2813				
	3FE00000 00000000 C4C9C4C2 D9409996			2814				
	3FE00000 00000000				DC CL48'DIDBR rounding test 2a TR' DC XL16'3FE000000000000000000000000000000000000			
				2817				
	3FE00000 00000000			2818				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2b TR'			
	3FE00000 00000000			2820				
	C4C9C4C2 D9409996			2821				
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000			
	C4C9C4C2 D9409996			2823				
	3FE00000 00000000			2824				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2d NT'			
	BFF80000 00000000			2826				
000159C0	C4C9C4C2 D9409996			2827				
00159F0	BFF80000 00000000			2828				
00015A00	C4C9C4C2 D9409996			2829				
0015A30	BFF80000 00000000			2830	DC XL16'BFF8000000000000000000000000000000000			
0015A40	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2e TR'			
0015A70	BFF80000 00000000			2832				
0015A80	C4C9C4C2 D9409996			2833	DC CL48'DIDBR rounding test 2f NT'			
00015AB0	3FE00000 00000000			2834	DC XL16'3FE000000000000000000000000000000000000			
00015AC0	C4C9C4C2 D9409996			2835	DC CL48'DIDBR rounding test 2f TR'			
0015AF0	3FE00000 00000000				DC XL16'3FE0000000000000C0080000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2g NT'			
	3FE00000 00000000				DC XL16'3FE0000000000000C0080000000000000'			
					DC CL48'DIDBR rounding test 2g TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 2h NT'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2h TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 2i NT'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 2i TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2j NT'			
					DC XL16'BFF800000000000000000000000000000000000			
	C4C9C4C2 D9409996 BFF80000 00000000				DC CL48'DIDBR rounding test 2j TR'			
	оггания ининини			2052	DC XL16'BFF8000000000000000000000000000000000			

	0.2.1 bfp-001-divt	oint: Test			Integer	17 Aug 2022 11:47:05	Page	57
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00015D30	BFF80000 00000000				DC XL16'BFF8000000000000000000000000000000000			
00015D40	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2k TR'			
00015D70	BFF80000 00000000				DC XL16'BFF800000000000000000000000000000000000			
00015D80	C4C9C4C2 D9409996			2857				
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
00015DC0	C4C9C4C2 D9409996 3FE00000 00000000				DC CL48'DIDBR rounding test 21 TR' DC XL16'3FE000000000000000000000000000000000000			
00015DF0					DC CL48'DIDBR rounding test 2m NT'			
	3FE00000 00000000				DC XL16'3FE0000000000000C008000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2m TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 2n NT'			
	3FE00000 00000000				DC XL16'3FE0000000000000C0080000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2n TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 20 NT'			
	3FE00000 00000000 C4C9C4C2 D9409996				DC XL16'3FE000000000000000000000000000000000000			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
00015F80					DC CL48'DIDBR rounding test 2p NT'			
00015FB0	BFF80000 00000000				DC XL16'BFF800000000000000000000000000000000			
00015FC0	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2p TR'			
0015FF0	BFF80000 00000000				DC XL16'BFF80000000000000000000000000000000000			
00016000	C4C9C4C2 D9409996			2877				
00016030	BFF80000 00000000				DC XL16'BFF800000000000000000000000000000000000			
00016040	C4C9C4C2 D9409996			2879				
00016070	BFF80000 00000000			2880				
00016080	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2r NT' DC XL16'3FE000000000000000000000000000000000000			
000160B0 000160C0	3FE00000 00000000 C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2r TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
00016100	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2s NT'			
	3FE00000 00000000				DC XL16'3FE00000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2s TR'			
00016170	3FE00000 00000000			2888	DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2t NT'			
	3FE00000 00000000				DC XL16'3FE0000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2t TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996 3FE00000 00000000				DC CL48'DIDBR rounding test 2u NT' DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2u TR'			
	3FE00000 00000000				DC XL16'3FE0000000000000C008000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2v NT'			
	BFF80000 00000000				DC XL16'BFF800000000000000000000000000000000			
000162C0	C4C9C4C2 D9409996			2899	DC CL48'DIDBR rounding test 2v TR'			
	BFF80000 00000000				DC XL16'BFF800000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 2w NT'			
00016330					DC XL16'BFF800000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 2w TR'			
	BFF80000 00000000 C4C9C4C2 D9409996				DC XL16'BFF800000000000000000000000000000000000			
	3FE00000 00000000				DC CL48'DIDBR rounding test 2x NT' DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 2x TR'			
	3FE00000 00000000				DC XL16'3FE0000000000000C008000000000000'			
0016400	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3a NT'			

LOC							
LUC	OBJECT CODE	ADDR1	ADDR2	STMT			
0016430	BFE00000 00000000			2910	DC XL16'BFE000000000000BFF0000000000000000		
00016440	C4C9C4C2 D9409996			2911	DC CL48'DIDBR rounding test 3a TR'		
	BFE00000 00000000			2912			
	C4C9C4C2 D9409996			2913			
	BFE00000 00000000			2914			
	C4C9C4C2 D9409996			2915			
	BFE00000 00000000				DC XL16'BFE000000000000BFF0000000000000000		
	C4C9C4C2 D9409996			2917			
	BFE00000 00000000			2918			
	C4C9C4C2 D9409996			2919			
	BFE00000 00000000			2920			
	C4C9C4C2 D9409996			2921			
	BFE00000 00000000				DC XL16'BFE000000000000BFF00000000000000000		
	C4C9C4C2 D9409996			2923			
	BFE00000 00000000			2924			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3e NT'		
	BFE00000 00000000 C4C9C4C2 D9409996			2926			
	BFE00000 00000000			2927 2928			
	C4C9C4C2 D9409996			2929			
	3FF80000 00000000			2930			
	C4C9C4C2 D9409996			2931			
	3FF80000 00000000			2932			
	C4C9C4C2 D9409996			2933			
	BFE00000 00000000			2934			
	C4C9C4C2 D9409996			2935			
	BFE00000 00000000			2936			
	C4C9C4C2 D9409996			2937			
	BFE00000 00000000			2938			
	C4C9C4C2 D9409996			2939			
	BFE00000 00000000			2940			
	C4C9C4C2 D9409996			2941			
	BFE00000 00000000				DC XL16'BFE0000000000000BFF000000000000000		
				2943			
	BFE00000 00000000			2944			
0016880	C4C9C4C2 D9409996			2945	DC CL48'DIDBR rounding test 3j NT'		
00168B0	BFE00000 00000000				DC XL16'BFE00000000000000BFF0000000000000000		
	C4C9C4C2 D9409996			2947			
	BFE00000 00000000				DC XL16'BFE0000000000000BFF0000000000000000		
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3k NT'		
	BFE00000 00000000				DC XL16'BFE000000000000BFF000000000000000		
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3k TR'		
	BFE00000 00000000				DC XL16'BFE000000000000BFF000000000000000		
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 31 NT'		
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000		
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 31 TR'		
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000		
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3m NT'		
	BFE00000 00000000				DC XL16'BFE000000000000BFF00000000000000000		
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3m TR'		
	BFE00000 00000000				DC XL16'BFE000000000000BFF00000000000000000		
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3n NT'		
	BFE00000 00000000				DC XL16'BFE000000000000BFF00000000000000000		
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3n TR'		
0016AF0	BFE00000 00000000 C4C9C4C2 D9409996				DC XL16'BFE0000000000000BFF00000000000000000000		

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div	ide To	Integer	17 Aug 2022 11:47:05	Page	59
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0016B30	BFE00000 00000000			2966	DC XL16'BFE000000000000BFF000000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3o TR'			
	BFE00000 00000000				DC XL16'BFE000000000000BFF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3p NT'			
	BFE00000 00000000				DC XL16'BFE000000000000BFF00000000000000000			
	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 3p TR' DC XL16'BFE000000000000BFF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3q NT'			
	BFE00000 00000000				DC XL16'BFE000000000000BFF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3q TR'			
	BFE00000 00000000				DC XL16'BFE000000000000BFF000000000000000			
0016C80	C4C9C4C2 D9409996			2977				
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 3r TR'			
	3FF80000 00000000			2980				
					DC CL48'DIDBR rounding test 3s NT'			
	BFE00000 00000000 C4C9C4C2 D9409996				DC XL16'BFE000000000000BFF000000000000000000000			
	BFE00000 00000000			2983	DC CL48'DIDBR rounding test 3s TR' DC XL16'BFE000000000000BFF00000000000000			
	C4C9C4C2 D9409996			2985				
	BFE00000 0000000				DC XL16'BFE000000000000BFF00000000000000			
	C4C9C4C2 D9409996			2987				
	BFE00000 00000000				DC XL16'BFE0000000000000BFF000000000000000'			
0016E00	C4C9C4C2 D9409996			2989	DC CL48'DIDBR rounding test 3u NT'			
	BFE00000 00000000			2990				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3u TR'			
	BFE00000 00000000				DC XL16'BFE000000000000BFF0000000000000000			
	C4C9C4C2 D9409996			2993				
	BFE00000 00000000				DC XL16'BFE000000000000BFF000000000000000000000			
	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 3v TR' DC XL16'BFE000000000000BFF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3w NT'			
	BFE00000 00000000				DC XL16'BFE000000000000BFF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3w TR'			
	BFE00000 00000000				DC XL16'BFE0000000000000BFF000000000000000'			
0016F80	C4C9C4C2 D9409996			3001	DC CL48'DIDBR rounding test 3x NT'			
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 3x TR'			
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4a NT'			
	3FE00000 00000000 C4C9C4C2 D9409996				DC XL16'3FE0000000000000BFF0000000000000' DC CL48'DIDBR rounding test 4a TR'			
	3FE00000 00000000				DC XL16'3FE000000000000BFF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4b NT'			
	3FE00000 00000000				DC XL16'3FE000000000000BFF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4b TR'			
	3FE00000 00000000				DC XL16'3FE0000000000000BFF000000000000000			
0017100	C4C9C4C2 D9409996			3013	DC CL48'DIDBR rounding test 4c NT'			
	3FE00000 00000000			3014	DC XL16'3FE0000000000000BFF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4c TR'			
	3FE00000 00000000				DC XL16'3FE000000000000BFF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4d NT'			
	BFF80000 00000000				DC XL16'BFF800000000000000000000000000000000000			
	C4C9C4C2 D9409996 BFF80000 00000000				DC CL48'DIDBR rounding test 4d TR' DC XL16'BFF800000000000000000000000000000000000			
1001/1-14	DI 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			שששכ	DC $VEIO$ DII OAAAAAAAAAAAAAAAAAAAAAAAAAAAAA			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	60
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00017230	BFF80000 00000000			3022	DC XL16'BFF8000000000000800000000000000000000			
0017240	C4C9C4C2 D9409996			3023	DC CL48'DIDBR rounding test 4e TR'			
0017270	BFF80000 00000000			3024				
0017280	C4C9C4C2 D9409996			3025	DC CL48'DIDBR rounding test 4f NT'			
00172B0	3FE00000 00000000			3026	DC XL16'3FE0000000000000BFF0000000000000000			
00172C0				3027				
	3FE00000 00000000			3028				
0017300	C4C9C4C2 D9409996			3029				
	3FE00000 00000000			3030				
					DC CL48'DIDBR rounding test 4g TR'			
	3FE00000 00000000			3032				
0017380	C4C9C4C2 D9409996			3033				
	3FE00000 00000000				DC XL16'3FE000000000000BFF0000000000000'			
000173C0					DC CL48'DIDBR rounding test 4h TR'			
	3FE00000 00000000			3036				
	C4C9C4C2 D9409996 3FE00000 00000000			3037 3038				
00017430				3039				
	3FE00000 00000000			3040				
00017470	C4C9C4C2 D9409996			3041				
00017480 00017480	BFF80000 00000000			3042				
000174C0	C4C9C4C2 D9409996			3043				
00174F0	BFF80000 00000000			3044				
0017500	C4C9C4C2 D9409996			3045				
0017530	BFF80000 00000000				DC XL16'BFF80000000000000000000000000000000			
00017540	C4C9C4C2 D9409996			3047				
00017570	BFF80000 00000000			3048				
00017580	C4C9C4C2 D9409996			3049	DC CL48'DIDBR rounding test 41 NT'			
000175B0	3FE00000 00000000			3050	DC XL16'3FE0000000000000BFF0000000000000000			
000175C0	C4C9C4C2 D9409996			3051				
	3FE00000 00000000			3052				
00017600	C4C9C4C2 D9409996			3053				
	3FE00000 00000000				DC XL16'3FE000000000000BFF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4m TR'			
	3FE00000 00000000				DC XL16'3FE000000000000BFF000000000000000			
	C4C9C4C2 D9409996			3057				
	3FE00000 00000000				DC XL16'3FE000000000000BFF0000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4n TR'			
	3FE00000 00000000				DC XL16'3FE000000000000BFF000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4o NT' DC XL16'3FE000000000000BFF00000000000000'			
	3FE00000 00000000 C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 40 TR'			
	3FE00000 00000000				DC XL16'3FE000000000000BFF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4p NT'			
	BFF80000 00000000				DC XL16'BFF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4p TR'			
					DC XL16'BFF800000000000000000000000000000000000			
0017800					DC CL48'DIDBR rounding test 4q NT'			
0017830					DC XL16'BFF800000000000000000000000000000000000			
0017840					DC CL48'DIDBR rounding test 4q TR'			
0017870					DC XL16'BFF800000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 4r NT'			
	3FE00000 00000000				DC XL16'3FE0000000000000BFF000000000000000			
					DC CL48'DIDBR rounding test 4r TR'			
	3FE00000 00000000				DC XL16'3FE0000000000000BFF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4s NT'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div	ide To	Integer	17 Aug 2022 11:47:05	Page	61
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
	3FE00000 00000000			3078				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4s TR'			
	3FE00000 00000000			3080				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4t NT'			
	3FE00000 00000000 C4C9C4C2 D9409996				DC XL16'3FE000000000000BFF0000000000000000000000			
	3FE00000 00000000				DC CL48'DIDBR rounding test 4t TR' DC XL16'3FE000000000000BFF00000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4u NT'			
	3FE00000 00000000				DC XL16'3FE000000000000BFF00000000000000			
	C4C9C4C2 D9409996			3087				
	3FE00000 00000000				DC XL16'3FE00000000000000BFF000000000000000'			
					DC CL48'DIDBR rounding test 4v NT'			
					DC XL16'BFF800000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 4v TR'			
					DC XL16'BFF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4w NT'			
	BFF80000 00000000 C4C9C4C2 D9409996				DC XL16'BFF800000000000000000000000000000000000			
					DC XL16'BFF800000000000800000000000000000000			
				3097				
	3FE00000 00000000				DC XL16'3FE000000000000BFF00000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 4x TR'			
0017BF0	3FE00000 00000000				DC XL16'3FE0000000000000BFF0000000000000000			
					DC CL48'DIDBR rounding test 5a NT'			
					DC XL16'BFE000000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 5a TR'			
	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
	C4C9C4C2 D9409996 3FF80000 00000000				DC CL48'DIDBR rounding test 5b NT' DC XL16'3FF800000000000BFF00000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5b TR'			
	3FF80000 00000000				DC XL16'3FF800000000000BFF00000000000000			
					DC CL48'DIDBR rounding test 5c NT'			
	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 5c TR'			
00017D70	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 5d NT'			
	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5d TR'			
	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 5e NT' DC XL16'BFE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5e TR'			
	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5f NT'			
	3FF80000 00000000				DC XL16'3FF800000000000BFF000000000000000			
00017EC0	C4C9C4C2 D9409996			3123	DC CL48'DIDBR rounding test 5f TR'			
	3FF80000 00000000				DC XL16'3FF8000000000000BFF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5g NT'			
	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5g TR'			
	BFE00000 00000000 C4C9C4C2 D9409996				DC XL16'BFE000000000000000000000000000000000000			
	3FF80000 00000000				DC CL48'DIDBR rounding test 5h NT' DC XL16'3FF800000000000BFF00000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5h TR'			
	3FF80000 00000000				DC XL16'3FF800000000000BFF00000000000000			
					DC CL48'DIDBR rounding test 5i NT'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div		Integer	17 Aug 2022 11:47:05	Page	62
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00018030	BFE00000 00000000			3134	DC XL16'BFE000000000000000000000000000000000000			
00018040	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5i TR'			
00018070	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000			
00018080	C4C9C4C2 D9409996			3137				
00180B0	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
000180C0 000180F0	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 5j TR' DC XL16'BFE000000000000000000000000000000000000			
0018070					DC CL48'DIDBR rounding test 5k NT'			
					DC XL16'BFE0000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5k TR'			
	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
0018180	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 51 NT'			
	3FF80000 00000000				DC XL16'3FF8000000000000BFF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 51 TR'			
	3FF80000 00000000				DC XL16'3FF800000000000BFF00000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5m NT'			
					DC XL16'BFE000000000000000000000000000000000000			
00018240 00018270					DC CL48'DIDBR rounding test 5m TR' DC XL16'BFE000000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 5n NT'			
	3FF80000 00000000				DC XL16'3FF800000000000BFF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5n TR'			
	3FF80000 00000000				DC XL16'3FF8000000000000BFF000000000000000			
00018300	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 50 NT'			
00018330	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
00018340					DC CL48'DIDBR rounding test 5o TR'			
00018370	BFE00000 00000000				DC XL16'BFE0000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 5p NT'			
000183B0	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
000183C0					DC CL48'DIDBR rounding test 5p TR'			
000183F0 00018400	BFE00000 00000000 C4C9C4C2 D9409996				DC XL16'BFE000000000000000000000000000000000000			
	BFE00000 00000000				DC XL16'BFE00000000000000000000000000000000			
					DC CL48'DIDBR rounding test 5q TR'			
					DC XL16'BFE0000000000000000000000000000000000			
00018480					DC CL48'DIDBR rounding test 5r NT'			
	3FF80000 00000000				DC XL16'3FF8000000000000BFF000000000000000'			
	C4C9C4C2 D9409996			3171	DC CL48'DIDBR rounding test 5r TR'			
	3FF80000 00000000				DC XL16'3FF800000000000BFF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5s NT'			
	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5s TR'			
	BFE00000 00000000 C4C9C4C2 D9409996				DC XL16'BFE000000000000000000000000000000000000			
	3FF80000 00000000				DC XL16'3FF800000000000BFF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5t TR'			
	3FF80000 00000000				DC XL16'3FF800000000000BFF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5u NT'			
					DC XL16'BFE000000000000000000000000000000000000			
00018640	C4C9C4C2 D9409996			3183	DC CL48'DIDBR rounding test 5u TR'			
	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5v NT'			
	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 5v TR'			
	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
00018700	C4C9C4C2 D9409996			2183	DC CL48'DIDBR rounding test 5w NT'			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	63
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00018730	BFE00000 00000000			3190	DC XL16'BFE000000000000000000000000000000000000			
00018740	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 5w TR'			
	BFE00000 00000000			3192				
	C4C9C4C2 D9409996			3193				
	3FF80000 00000000			3194				
	C4C9C4C2 D9409996 3FF80000 00000000			3195	DC CL48'DIDBR rounding test 5x TR' DC XL16'3FF800000000000BFF0000000000000'			
	C4C9C4C2 D9409996			3196				
	3FE00000 00000000			3198				
	C4C9C4C2 D9409996			3199				
	3FE00000 00000000			3200				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6b NT'			
000188B0	BFF80000 00000000			3202	DC XL16'BFF80000000000003FF0000000000000000'			
	C4C9C4C2 D9409996			3203				
	BFF80000 00000000			3204				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6c NT'			
	3FE00000 00000000			3206				
	C4C9C4C2 D9409996 3FE00000 00000000			3207				
				3208 3209				
	3FE00000 00000000			3210				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6d TR'			
	3FE00000 00000000			3212				
0018A00	C4C9C4C2 D9409996			3213				
0018A30	BFF80000 00000000				DC XL16'BFF80000000000003FF0000000000000000			
00018A40	C4C9C4C2 D9409996			3215				
	BFF80000 00000000			3216				
	C4C9C4C2 D9409996			3217				
	3FE00000 00000000			3218				
00018AC0	C4C9C4C2 D9409996 3FE00000 00000000			3219				
00018AF0 00018B00	C4C9C4C2 D9409996			3220 3221				
	3FE00000 00000000				DC XL16'3FE00000000000000000000000000000000			
				3223				
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 6h NT'			
					DC XL16'BFF80000000000003FF0000000000000000			
00018BC0	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6h TR'			
					DC XL16'BFF8000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6i NT'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6i TR'			
	3FE00000 00000000 C4C9C4C2 D9409996				DC XL16'3FE000000000000000000000000000000000000			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6j TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 6k NT'			
					DC XL16'BFF80000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6k TR'			
					DC XL16'BFF8000000000003FF0000000000000000			
					DC CL48'DIDBR rounding test 61 NT'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
00018DC0	C4C9C4C2 D9409996 3FE00000 00000000				DC CL48'DIDBR rounding test 61 TR' DC XL16'3FE000000000000000000000000000000000000			
10010050								

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div	ide To	Integer	17 Aug 2022 11:47:05	Page	64
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6m TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6n NT'			
	BFF80000 00000000				DC XL16'BFF8000000000003FF0000000000000000000000			
	C4C9C4C2 D9409996 BFF80000 00000000				DC CL48'DIDBR rounding test 6n TR' DC XL16'BFF8000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 60 NT'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 60 TR'			
	3FE00000 00000000			3256	DC XL16'3FE00000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6p NT'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6p TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996 BFF80000 00000000				DC CL48'DIDBR rounding test 6q NT' DC XL16'BFF8000000000003FF00000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6q TR'			
	BFF80000 00000000				DC XL16'BFF800000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6r NT'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000			
	C4C9C4C2 D9409996			3267	DC CL48'DIDBR rounding test 6r TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6s NT'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6s TR'			
	3FE00000 00000000 C4C9C4C2 D9409996				DC XL16'3FE000000000000000000000000000000000000			
	BFF80000 00000000				DC CL48'DIDBR rounding test 6t NT' DC XL16'BFF8000000000003FF00000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6t TR'			
	BFF80000 00000000				DC XL16'BFF8000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6u NT'			
00019230	3FE00000 00000000				DC XL16'3FE00000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6u TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6v NT'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996 3FE00000 00000000				DC CL48'DIDBR rounding test 6v TR' DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6w NT'			
	BFF80000 00000000				DC XL16'BFF800000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6w TR'			
	BFF80000 00000000				DC XL16'BFF8000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6x NT'			
	3FE00000 00000000				DC XL16'3FE0000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 6x TR'			
	3FE00000 00000000				DC XL16'3FE000000000000000000000000000000000000			
	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 7a NT'			
	C4C9C4C2 D9409996				DC XL16'BFE0000000000003FF0000000000000' DC CL48'DIDBR rounding test 7a TR'			
	BFE00000 00000000				DC XL16'BFE000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7b NT'			
	BFE00000 00000000				DC XL16'BFE000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7b TR'			
000194F0	BFE00000 00000000			3300	DC XL16'BFE00000000000003FF000000000000000'			
0019500	C4C9C4C2 D9409996			3301	DC CL48'DIDBR rounding test 7c NT'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div	ide To	Integer	17 Aug 2022 11:47:05	Page	65
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
	BFE00000 00000000			3302				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7c TR'			
	BFE00000 00000000				DC XL16'BFE0000000000003FF0000000000000000			
					DC CL48'DIDBR rounding test 7d NT'			
	3FF80000 00000000 C4C9C4C2 D9409996				DC XL16'3FF800000000000000000000000000000000000			
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 7e NT'			
					DC XL16'BFE0000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7e TR'			
00019670	BFE00000 00000000				DC XL16'BFE00000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7f NT'			
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7f TR'			
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000			
	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 7g NT' DC XL16'BFE0000000000003FF00000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7g TR'			
	BFE00000 00000000				DC XL16'BFE0000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7h NT'			
	BFE00000 00000000				DC XL16'BFE00000000000003FF000000000000000			
00197C0	C4C9C4C2 D9409996			3323	DC CL48'DIDBR rounding test 7h TR'			
	BFE00000 00000000				DC XL16'BFE00000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7i NT'			
	BFE00000 00000000				DC XL16'BFE0000000000003FF000000000000000			
	C4C9C4C2 D9409996			3327				
	BFE00000 00000000				DC XL16'BFE0000000000003FF0000000000000000000000			
	C4C9C4C2 D9409996 3FF80000 00000000				DC CL48'DIDBR rounding test 7j NT' DC XL16'3FF800000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 7j TR'			
	3FF80000 00000000				DC XL16'3FF80000000000000000000000000000000			
					DC CL48'DIDBR rounding test 7k NT'			
	BFE00000 00000000				DC XL16'BFE00000000000003FF0000000000000000			
					DC CL48'DIDBR rounding test 7k TR'			
					DC XL16'BFE0000000000003FF000000000000000			
					DC CL48'DIDBR rounding test 71 NT'			
	3FF80000 000000000				DC XL16'3FF800000000000000000000000000000000000			
	C4C9C4C2 D9409996 3FF80000 00000000				DC CL48'DIDBR rounding test 71 TR' DC XL16'3FF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7m NT'			
					DC XL16'BFE0000000000003FF00000000000000			
					DC CL48'DIDBR rounding test 7m TR'			
					DC XL16'BFE00000000000003FF0000000000000000			
					DC CL48'DIDBR rounding test 7n NT'			
					DC XL16'BFE0000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7n TR'			
					DC XL16'BFE0000000000003FF0000000000000000000000			
					DC CL48'DIDBR rounding test 7o NT' DC XL16'BFE0000000000003FF0000000000000'			
					DC CL48'DIDBR rounding test 70 TR'			
	BFE00000 00000000				DC XL16'BFE000000000003FF0000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7p NT'			
	3FF80000 00000000				DC XL16'3FF80000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7p TR'			
00019BF0	3FF80000 00000000			3356	DC XL16'3FF800000000000000000000000000000000000			
0019C00	C4C9C4C2 D9409996			3357	DC CL48'DIDBR rounding test 7q NT'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div	ide To	Integer	17 Aug 2022 11:47:05	Page	66
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00019C30	BFE00000 00000000			3358	DC XL16'BFE0000000000003FF0000000000000000			
00019C40	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7q TR'			
00019C70	BFE00000 00000000				DC XL16'BFE0000000000003FF000000000000000			
					DC CL48'DIDBR rounding test 7r NT'			
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000			
00019CC0	C4C9C4C2 D9409996 3FF80000 00000000				DC CL48'DIDBR rounding test 7r TR' DC XL16'3FF800000000000000000000000000000000000			
0019CF0	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7s NT'			
0019D30					DC XL16'BFE0000000000003FF00000000000000			
0019D30	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7s TR'			
0019D70	BFE00000 00000000				DC XL16'BFE00000000000003FF000000000000000			
0019D80	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7t NT'			
00019DB0	BFE00000 00000000			3370	DC XL16'BFE00000000000003FF0000000000000000			
00019DC0					DC CL48'DIDBR rounding test 7t TR'			
00019DF0					DC XL16'BFE0000000000003FF000000000000000			
					DC CL48'DIDBR rounding test 7u NT'			
00019E30	BFE00000 00000000				DC XL16'BFE0000000000003FF00000000000000000			
00019E40 00019E70					DC CL48'DIDBR rounding test 7u TR' DC XL16'BFE0000000000003FF00000000000000'			
					DC CL48'DIDBR rounding test 7v NT'			
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7v TR'			
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000			
0019F00					DC CL48'DIDBR rounding test 7w NT'			
00019F30	BFE00000 00000000				DC XL16'BFE00000000000003FF00000000000000000			
00019F40					DC CL48'DIDBR rounding test 7w TR'			
00019F70	BFE00000 00000000				DC XL16'BFE00000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 7x NT'			
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 7x TR'			
00019FF0 0001A000	3FF80000 00000000 C4C9C4C2 D9409996				DC XL16'3FF800000000000000000000000000000000000			
	3FE00000 00000000				DC XL16'3FE0000000000003FF00000000000000			
					DC CL48'DIDBR rounding test 8a TR'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8b NT'			
	3FE00000 00000000				DC XL16'3FE000000000000003FF0000000000000000			
0001A0C0	C4C9C4C2 D9409996			3395	DC CL48'DIDBR rounding test 8b TR'			
	3FE00000 00000000				DC XL16'3FE00000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8c NT'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8c TR'			
	3FE00000 00000000 C4C9C4C2 D9409996				DC XL16'3FE00000000000003FF00000000000000000000			
	3FE00000 00000000				DC XL16'3FE000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8d TR'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8e NT'			
					DC XL16'BFF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8e TR'			
	BFF80000 00000000				DC XL16'BFF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8f NT'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8f TR'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF000000000000'			
001A300	C4C9C4C2 D9409996			5415	DC CL48'DIDBR rounding test 8g NT'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div	ide To	Integer	17 Aug 2022 11:47:05	Page	67
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001A330	3FE00000 00000000			3414	DC XL16'3FE0000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8g TR'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF000000000000000			
	C4C9C4C2 D9409996			3417				
	3FE00000 00000000				DC XL16'3FE0000000000003FF0000000000000			
	C4C9C4C2 D9409996 3FE00000 00000000				DC CL48'DIDBR rounding test 8h TR' DC XL16'3FE0000000000003FF00000000000000			
					DC CL48'DIDBR rounding test 8i NT'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8i TR'			
	3FE00000 00000000				DC XL16'3FE00000000000003FF0000000000000000			
001A480	C4C9C4C2 D9409996			3425	DC CL48'DIDBR rounding test 8j NT'			
	3FE00000 00000000				DC XL16'3FE00000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8j TR'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8k NT'			
	BFF80000 00000000 C4C9C4C2 D9409996				DC XL16'BFF800000000000000000000000000000000000			
					DC XL16'BFF8000000000004000000000000000000000000			
				3433				
	3FE00000 00000000				DC XL16'3FE0000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 81 TR'			
001A5F0	3FE00000 00000000				DC XL16'3FE000000000000003FF0000000000000000			
				3437				
	3FE00000 00000000				DC XL16'3FE00000000000003FF0000000000000000			
				3439				
	3FE00000 00000000			3440				
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8n NT'			
	3FE00000 00000000 C4C9C4C2 D9409996				DC XL16'3FE00000000000003FF00000000000000000000			
	3FE00000 00000000				DC CL48'DIDBR rounding test 8n TR' DC XL16'3FE0000000000003FF00000000000000			
					DC CL48'DIDBR rounding test 80 NT'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF00000000000000			
	C4C9C4C2 D9409996			3447				
	3FE00000 00000000				DC XL16'3FE00000000000003FF0000000000000000			
001A780	C4C9C4C2 D9409996			3449	DC CL48'DIDBR rounding test 8p NT'			
	3FE00000 00000000				DC XL16'3FE00000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8p TR'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8q NT'			
	BFF80000 00000000 C4C9C4C2 D9409996				DC XL16'BFF800000000000000000000000000000000000			
					DC XL16'BFF800000000000400000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8r NT'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8r TR'			
	3FE00000 00000000				DC XL16'3FE00000000000003FF0000000000000000			
001A900	C4C9C4C2 D9409996			3461	DC CL48'DIDBR rounding test 8s NT'			
	3FE00000 00000000			3462	DC XL16'3FE00000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8s TR'			
	3FE00000 00000000				DC XL16'3FE0000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 8t NT'			
	3FE00000 00000000				DC XL16'3FE00000000000003FF00000000000000000000			
	C4C9C4C2 D9409996 3FE00000 00000000				DC CL48'DIDBR rounding test 8t TR' DC XL16'3FE00000000000003FF00000000000000'			
	DI LUUUUU UUUUUUUU			2400	DC VETO 31 F00000000000003LL0000000000000			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	68
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001AA30	3FE00000 00000000			3470	DC XL16'3FE0000000000003FF000000000000000'			
001AA40	C4C9C4C2 D9409996			3471	DC CL48'DIDBR rounding test 8u TR'			
001AA70	3FE00000 00000000			3472				
001AA80	C4C9C4C2 D9409996			3473				
	3FE00000 00000000			3474				
001AAC0	C4C9C4C2 D9409996			3475				
	3FE00000 00000000				DC XL16'3FE0000000000003FF000000000000000'			
001AB00	C4C9C4C2 D9409996			3477				
001AB30	BFF80000 00000000			3478				
001AB40	C4C9C4C2 D9409996			3479				
001AB70	BFF80000 00000000			3480				
001AB80	C4C9C4C2 D9409996			3481				
	3FE00000 00000000			3482				
0001ABC0	C4C9C4C2 D9409996			3483				
	3FE00000 00000000			3484				
0001AC00 0001AC30	C4C9C4C2 D9409996 BFE00000 00000000			3485				
				3486				
0001AC40 0001AC70	C4C9C4C2 D9409996 BFE00000 00000000			3487 3488	<u> </u>			
0001AC70	C4C9C4C2 D9409996			3489				
0001ACB0	BFE00000 00000000			3490				
001ACD0	C4C9C4C2 D9409996			3491				
001ACF0	BFE00000 00000000			3492	<u> </u>			
001AC10	C4C9C4C2 D9409996			3493				
001AD30	BFE00000 00000000			3494				
001AD40	C4C9C4C2 D9409996			3495				
0001AD70	BFE00000 00000000			3496				
0001AD80	C4C9C4C2 D9409996			3497				
0001ADB0	3FF80000 00000000			3498				
0001ADC0	C4C9C4C2 D9409996			3499				
	3FF80000 00000000			3500				
0001AE00	C4C9C4C2 D9409996			3501				
0001AE30	BFE00000 00000000			3502	DC XL16'BFE000000000000000400800000000000000			
				3503	DC CL48'DIDBR rounding test 9e TR'			
0001AE70	BFE00000 00000000				DC XL16'BFE00000000000000400800000000000000			
001AE80	C4C9C4C2 D9409996			3505	DC CL48'DIDBR rounding test 9f NT'			
0001AEB0	3FF80000 00000000			3506	DC XL16'3FF8000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 9f TR'			
	3FF80000 00000000				DC XL16'3FF800000000000040000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9g NT'			
001AF30					DC XL16'BFE00000000000004008000000000000000			
001AF40					DC CL48'DIDBR rounding test 9g TR'			
001AF70					DC XL16'BFE000000000000040080000000000000000			
001AF80					DC CL48'DIDBR rounding test 9h NT'			
					DC XL16'BFE00000000000004008000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9h TR'			
001AFF0					DC XL16'BFE00000000000004008000000000000000000000			
001B000					DC CL48'DIDBR rounding test 9i NT'			
001B030	BFE00000 00000000				DC XL16'BFE00000000000004008000000000000000000000			
001B040	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9i TR'			
001B070					DC XL16'BFE00000000000004008000000000000000000000			
					DC CL48'DIDBR rounding test 9j NT'			
	3FF80000 000000000				DC XL16'3FF8000000000000400000000000000000000000			
	C4C9C4C2 D9409996 3FF80000 00000000				DC CL48'DIDBR rounding test 9j TR' DC XL16'3FF8000000000000400000000000000000000000			
				22/4				

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div	ide To	Integer	17 Aug 2022 11:47:05	Page	69
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
	BFE00000 00000000				DC XL16'BFE000000000000400800000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9k TR'			
	BFE00000 00000000				DC XL16'BFE00000000000004008000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 91 NT'			
	3FF80000 00000000 C4C9C4C2 D9409996				DC XL16'3FF8000000000000400000000000000000000000			
	3FF80000 00000000				DC CL48'DIDBR rounding test 91 TR' DC XL16'3FF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9m NT'			
					DC XL16'BFE000000000000040080000000000000			
					DC CL48'DIDBR rounding test 9m TR'			
0001B270	BFE00000 00000000				DC XL16'BFE00000000000000000000000000000000000			
	C4C9C4C2 D9409996			3537				
	BFE00000 00000000				DC XL16'BFE0000000000000400800000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9n TR'			
	BFE00000 00000000				DC XL16'BFE00000000000004008000000000000000000000			
	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 90 NT' DC XL16'BFE000000000000040080000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 90 TR'			
	BFE00000 00000000				DC XL16'BFE0000000000004008000000000000'			
					DC CL48'DIDBR rounding test 9p NT'			
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000			
	C4C9C4C2 D9409996			3547				
	3FF80000 00000000				DC XL16'3FF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9q NT'			
	BFE00000 00000000				DC XL16'BFE0000000000000400800000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9q TR'			
	BFE00000 00000000				DC XL16'BFE00000000000004008000000000000000000000			
	C4C9C4C2 D9409996 3FF80000 00000000				DC CL48'DIDBR rounding test 9r NT' DC XL16'3FF8000000000000400000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9r TR'			
	3FF80000 00000000				DC XL16'3FF800000000000040000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9s NT'			
0001B530	BFE00000 00000000				DC XL16'BFE000000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9s TR'			
					DC XL16'BFE00000000000004008000000000000000			
					DC CL48'DIDBR rounding test 9t NT'			
	BFE00000 00000000				DC XL16'BFE00000000000004008000000000000000000000			
	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 9t TR' DC XL16'BFE00000000000004008000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9u NT'			
	BFE00000 00000000				DC XL16'BFE0000000000004008000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9u TR'			
	BFE00000 00000000				DC XL16'BFE000000000000040080000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9v NT'			
	3FF80000 00000000			3570	DC XL16'3FF800000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9v TR'			
	3FF80000 00000000				DC XL16'3FF8000000000000400000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9w NT'			
	BFE00000 00000000				DC XL16'BFE00000000000004008000000000000'			
	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 9w TR' DC XL16'BFE0000000000000400800000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9x NT'			
	3FF80000 00000000				DC XL16'3FF80000000000040000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 9x TR'			
	3FF80000 00000000				DC XL16'3FF8000000000000400000000000000000			
					DC CL48'DIDBR rounding test 10a NT'			

	0.2.1 bfp-001-divt	oint: Test			Integer	17 Aug 2022 11:47:05	Page	76
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
001B830	BFE00000 00000000			3582	DC XL16'BFE000000000000401400000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10a TR'			
	BFE00000 00000000				DC XL16'BFE0000000000000401400000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10b NT'			
	BFE00000 00000000				DC XL16'BFE0000000000000401400000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10b TR'			
	BFE00000 00000000				DC XL16'BFE00000000000004014000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10c NT'			
					DC XL16'BFE00000000000004014000000000000'			
	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 10c TR' DC XL16'BFE0000000000004014000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10d NT'			
	3FF80000 00000000				DC XL16'3FF8000000000004010000000000000'			
					DC CL48'DIDBR rounding test 10d TR'			
	3FF80000 00000000				DC XL16'3FF8000000000004010000000000000'			
					DC CL48'DIDBR rounding test 10e NT'			
	BFE00000 00000000				DC XL16'BFE00000000000040140000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10e TR'			
	BFE00000 00000000				DC XL16'BFE0000000000000401400000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10f NT'			
001BAB0	3FF80000 00000000				DC XL16'3FF8000000000000040100000000000000000			
001BAC0	C4C9C4C2 D9409996			3603	DC CL48'DIDBR rounding test 10f TR'			
	3FF80000 00000000			3604	DC XL16'3FF8000000000000040100000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10g NT'			
	BFE00000 00000000				DC XL16'BFE00000000000004014000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10g TR'			
	BFE00000 00000000				DC XL16'BFE0000000000000401400000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10h NT'			
	BFE00000 00000000				DC XL16'BFE00000000000004014000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10h TR'			
					DC XL16'BFE00000000000004014000000000000'			
	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 10i NT' DC XL16'BFE0000000000004014000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10i TR'			
	BFE00000 00000000				DC XL16'BFE0000000000004014000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10j NT'			
	3FF80000 00000000				DC XL16'3FF8000000000004010000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10j TR'			
	3FF80000 00000000				DC XL16'3FF80000000000040100000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10k NT'			
					DC XL16'BFE0000000000000401400000000000000			
					DC CL48'DIDBR rounding test 10k TR'			
					DC XL16'BFE000000000000004014000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 101 NT'			
	3FF80000 00000000				DC XL16'3FF80000000000000401000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 101 TR'			
	3FF80000 00000000				DC XL16'3FF80000000000004010000000000000000			
					DC CL48'DIDBR rounding test 10m NT'			
					DC XL16'BFE0000000000000401400000000000000			
					DC CL48'DIDBR rounding test 10m TR'			
	BFE00000 00000000				DC XL16'BFE00000000000004014000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10n NT'			
	BFE00000 00000000				DC XL16'BFE00000000000004014000000000000000000000			
					DC CL48'DIDBR rounding test 10n TR'			
	BFE00000 00000000 C4C9C4C2 D9409996				DC XL16'BFE00000000000004014000000000000'			
OOTDLAA	C4C3C4C2 D3403330			3037	DC CL48'DIDBR rounding test 10o NT'			

	0.2.1 bfp-001-divt	oint: Test			Integer	17 Aug 2022 11:47:05	Page	71
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001BF30	BFE00000 00000000			3638	DC XL16'BFE000000000000401400000000000000			
0001BF40	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10o TR'			
001BF70	BFE00000 00000000			3640				
					DC CL48'DIDBR rounding test 10p NT'			
	3FF80000 00000000				DC XL16'3FF80000000000004010000000000000'			
001BFC0	C4C9C4C2 D9409996 3FF80000 00000000			3643	DC CL48'DIDBR rounding test 10p TR' DC XL16'3FF800000000000040100000000000000'			
0016FF0					DC CL48'DIDBR rounding test 10q NT'			
001C030					DC XL16'BFE0000000000004014000000000000'			
				3647				
001C070					DC XL16'BFE00000000000004014000000000000000			
001C080	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10r NT'			
	3FF80000 00000000				DC XL16'3FF8000000000000040100000000000000000			
					DC CL48'DIDBR rounding test 10r TR'			
	3FF80000 00000000				DC XL16'3FF8000000000000401000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10s NT'			
0001C130	BFE00000 00000000				DC XL16'BFE00000000000004014000000000000'			
0001C140 0001C170	C4C9C4C2 D9409996 BFE00000 00000000				DC CL48'DIDBR rounding test 10s TR' DC XL16'BFE0000000000004014000000000000'			
0001C170					DC CL48'DIDBR rounding test 10t NT'			
					DC XL16'BFE0000000000004014000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10t TR'			
001C1F0					DC XL16'BFE000000000000040140000000000000'			
001C200	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10u NT'			
001C230	BFE00000 00000000				DC XL16'BFE000000000000004014000000000000000			
001C240					DC CL48'DIDBR rounding test 10u TR'			
					DC XL16'BFE0000000000000401400000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10v NT'			
	3FF80000 00000000				DC XL16'3FF80000000000004010000000000000'			
					DC CL48'DIDBR rounding test 10v TR'			
	3FF80000 00000000 C4C9C4C2 D9409996				DC XL16'3FF80000000000004010000000000000000000000			
	BFE00000 00000000				DC XL16'BFE0000000000004014000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10w TR'			
	BFE00000 00000000				DC XL16'BFE00000000000040140000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10x NT'			
	3FF80000 00000000				DC XL16'3FF80000000000000000000000000000000000			
001C3C0	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 10x TR'			
	3FF80000 00000000				DC XL16'3FF8000000000000401000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11a NT'			
001C430					DC XL16'0000000000000003FF000000000000'			
001C440					DC CL48'DIDBR rounding test 11a TR'			
001C470 001C480					DC XL16'0000000000000003FF00000000000000000000			
001C480					DC XL16'000000000000003FF00000000000'			
					DC CL48'DIDBR rounding test 11b TR'			
001C4E0					DC XL16'0000000000000003FF000000000000'			
001C500					DC CL48'DIDBR rounding test 11c NT'			
001C530					DC XL16'00000000000000003FF0000000000000000			
001C540	C4C9C4C2 D9409996			3687	DC CL48'DIDBR rounding test 11c TR'			
001C570					DC XL16'00000000000000003FF0000000000000000			
					DC CL48'DIDBR rounding test 11d NT'			
0001C5B0					DC XL16'0000000000000003FF00000000000000			
0001C5C0					DC CL48'DIDBR rounding test 11d TR'			
0001C5F0					DC XL16'0000000000000003FF000000000000'			
001C600	C4C9C4C2 D9409996			3693	DC CL48'DIDBR rounding test 11e NT'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div	ide To	Integer	17 Aug 2022 11:47:05	Page	72
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
	00000000 00000000				DC XL16'0000000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11e TR'			
	00000000 00000000				DC XL16'0000000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11f NT'			
	00000000 00000000 C4C9C4C2 D9409996				DC XL16'0000000000000003FF000000000000'			
	00000000 00000000				DC CL48'DIDBR rounding test 11f TR' DC XL16'0000000000000003FF0000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11g NT'			
	0000000 0000000				DC XL16'0000000000000003FF0000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11g TR'			
0001C770	00000000 00000000				DC XL16'00000000000000003FF000000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11h NT'			
	00000000 00000000				DC XL16'0000000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11h TR'			
	00000000 00000000 C4C0C4C3 D0400006				DC XL16'0000000000000003FF000000000000'			
	C4C9C4C2 D9409996 00000000 00000000				DC CL48'DIDBR rounding test 11i NT' DC XL16'0000000000000003FF0000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11i TR'			
	00000000 00000000				DC XL16'0000000000000003FF000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11j NT'			
	0000000 00000000				DC XL16'0000000000000003FF00000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11j TR'			
	0000000 0000000				DC XL16'00000000000000003FF0000000000000000			
	C4C9C4C2 D9409996			3717				
	00000000 00000000				DC XL16'0000000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11k TR'			
	00000000 00000000 C4C0C4C3 D0400006			3720				
	C4C9C4C2 D9409996 00000000 00000000				DC CL48'DIDBR rounding test 111 NT' DC XL16'0000000000000003FF0000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 111 TR'			
	0000000 00000000				DC XL16'0000000000000003FF000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11m NT'			
	0000000 0000000				DC XL16'00000000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11m TR'			
	00000000 00000000				DC XL16'000000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11n NT'			
	00000000 00000000 C4C0C4C3 D0400006				DC XL16'0000000000000003FF000000000000'			
	C4C9C4C2 D9409996 00000000 00000000				DC CL48'DIDBR rounding test 11n TR' DC XL16'0000000000000003FF0000000000000'			
					DC CL48'DIDBR rounding test 110 NT'			
	00000000 00000000				DC XL16'0000000000000003FF000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 110 TR'			
	0000000 00000000				DC XL16'00000000000000003FF0000000000000000			
					DC CL48'DIDBR rounding test 11p NT'			
	00000000 00000000				DC XL16'0000000000000003FF000000000000000			
					DC CL48'DIDBR rounding test 11p TR'			
	00000000 00000000 C4C0C4C3 D0400006				DC XL16'0000000000000003FF000000000000'			
					DC CL48'DIDBR rounding test 11q NT'			
					DC XL16'0000000000000003FF00000000000000000000			
	0000000 00000000				DC XL16'000000000000003FF00000000000'			
					DC CL48'DIDBR rounding test 11r NT'			
	0000000 0000000				DC XL16'0000000000000003FF000000000000'			
					DC CL48'DIDBR rounding test 11r TR'			
0001CCF0	00000000 00000000			3748	DC XL16'00000000000000003FF000000000000000'			
0001CD00	C4C9C4C2 D9409996			3749	DC CL48'DIDBR rounding test 11s NT'			

SMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Divi	.de To	Integer	17 Aug 2022 11:47:05	Page	7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
001CD30	00000000 00000000			3750	DC XL16'0000000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11s TR'			
	00000000 00000000				DC XL16'0000000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11t NT'			
	00000000 00000000				DC XL16'000000000000003FF000000000000000			
	C4C9C4C2 D9409996			3755	DC CL48'DIDBR rounding test 11t TR'			
	00000000 00000000				DC XL16'000000000000003FF000000000000000			
	C4C9C4C2 D9409996			3757	DC CL48'DIDBR rounding test 11u NT'			
	00000000 00000000				DC XL16'000000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11u TR'			
	00000000 00000000				DC XL16'0000000000000003FF0000000000000'			
	C4C9C4C2 D9409996			3761	DC CL48'DIDBR rounding test 11v NT'			
	00000000 00000000				DC XL16'0000000000000003FF000000000000'			
	C4C9C4C2 D9409996			3763	DC CL48'DIDBR rounding test 11v TR'			
	00000000 00000000				DC XL16'0000000000000003FF000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 11w NT'			
	00000000 00000000				DC XL16'0000000000000003FF000000000000'			
	C4C9C4C2 D9409996			3767	DC CL48'DIDBR rounding test 11w TR' DC XL16'0000000000000003FF00000000000000			
	00000000 00000000 C4C9C4C2 D9409996			3768 3769				
	00000000 00000000				DC CL48'DIDBR rounding test 11x NT'			
	C4C9C4C2 D9409996				DC XL16'0000000000000003FF000000000000' DC CL48'DIDBR rounding test 11x TR'			
	00000000 00000000				DC XL16'000000000000003FF00000000000'			
				3773				
	C4C9C4C2 D9409996			3774	DC CL48'DIDBR rounding test 12a NT'			
	C0000000 00000000 C4C9C4C2 D9409996			3775				
	C0000000 00000000				DC CL48'DIDBR rounding test 12a TR' DC XL16'C000000000000003FF000000000000000			
	C4C9C4C2 D9409996			3777	DC CL48'DIDBR rounding test 12b NT'			
	C0000000 00000000			3778	DC XL16'C000000000000003FF00000000000000'			
	C4C9C4C2 D9409996			3779	DC CL48'DIDBR rounding test 12b TR'			
	C0000000 00000000				DC XL16'C000000000000003FF00000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12c NT'			
	C000000 0000000				DC XL16'C000000000000003FF00000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12c TR'			
	C000000 00000000				DC XL16'C000000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12d NT'			
	40080000 00000000				DC XL16'4008000000000000000000000000000000000			
	C4C9C4C2 D9409996			3787	DC CL48'DIDBR rounding test 12d TR'			
	40080000 00000000				DC XL16'40080000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12e NT'			
001D230	C0000000 00000000				DC XL16'C0000000000000003FF00000000000000'			
001D240	C4C9C4C2 D9409996			3791	DC CL48'DIDBR rounding test 12e TR'			
	C0000000 00000000				DC XL16'C0000000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12f NT'			
	40080000 00000000				DC XL16'40080000000000000000000000000000000000			
001D2C0	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12f TR'			
001D2F0	40080000 00000000				DC XL16'40080000000000000000000000000000000000			
001D300	C4C9C4C2 D9409996			3797	DC CL48'DIDBR rounding test 12g NT'			
	C0000000 00000000				DC XL16'C000000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12g TR'			
001D370	C0000000 00000000				DC XL16'C0000000000000003FF0000000000000000			
001D380	C4C9C4C2 D9409996			3801	DC CL48'DIDBR rounding test 12h NT'			
001D3B0	C0000000 00000000				DC XL16'C0000000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12h TR'			
	C0000000 00000000				DC XL16'C0000000000000003FF0000000000000000			
001D400	C4C9C4C2 D9409996			3805	DC CL48'DIDBR rounding test 12i NT'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Div		Integer	17 Aug 2022 11:47:05	Page	74
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001D430	C0000000 00000000			3806	DC XL16'C000000000000003FF000000000000000'			
0001D440	C4C9C4C2 D9409996			3807				
0001D470	C0000000 00000000			3808				
	C4C9C4C2 D9409996			3809				
	40080000 00000000			3810				
0001D4C0 0001D4F0	C4C9C4C2 D9409996 40080000 00000000				DC CL48'DIDBR rounding test 12j TR' DC XL16'40080000000000000000000000000000000000			
001D410	C4C9C4C2 D9409996			3813				
	C000000 0000000				DC XL16'C000000000000003FF000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12k TR'			
	C0000000 00000000				DC XL16'C0000000000000003FF000000000000000'			
0001D580	C4C9C4C2 D9409996			3817				
	40080000 00000000				DC XL16'40080000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 121 TR'			
	40080000 00000000			3820				
	C4C9C4C2 D9409996 C0000000 00000000				DC CL48'DIDBR rounding test 12m NT' DC XL16'C000000000000003FF0000000000000'			
0001D630	C4C9C4C2 D9409996			3823				
001D640	C0000000 00000000				DC XL16'C000000000000003FF000000000000'			
001D670	C4C9C4C2 D9409996			3825				
	C000000 00000000				DC XL16'C000000000000003FF000000000000'			
	C4C9C4C2 D9409996			3827				
001D6F0	C0000000 00000000			3828				
001D700	C4C9C4C2 D9409996			3829				
001D730	C0000000 00000000			3830				
0001D740	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 120 TR'			
	C0000000 00000000				DC XL16'C000000000000003FF000000000000'			
	C4C9C4C2 D9409996 40080000 00000000			3833	DC CL48'DIDBR rounding test 12p NT' DC XL16'40080000000000000000000000000000000000			
	C4C9C4C2 D9409996			3835				
					DC XL16'40080000000000000000000000000000000			
001D710	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12q NT'			
	C000000 00000000				DC XL16'C0000000000000003FF000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12q TR'			
0001D870	C0000000 00000000			3840	DC XL16'C0000000000000003FF0000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12r NT'			
					DC XL16'40080000000000000000000000000000000000			
					DC CL48'DIDBR rounding test 12r TR'			
					DC XL16'40080000000000000000000000000000000000			
	C0000000 00000000				DC CL48'DIDBR rounding test 12s NT' DC XL16'C000000000000003FF0000000000000'			
					DC CL48'DIDBR rounding test 12s TR'			
					DC XL16'C000000000000003FF000000000000'			
					DC CL48'DIDBR rounding test 12t NT'			
					DC XL16'C0000000000000003FF000000000000000			
001D9C0	C4C9C4C2 D9409996			3851	DC CL48'DIDBR rounding test 12t TR'			
					DC XL16'C0000000000000003FF000000000000000			
001DA00	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12u NT'			
					DC XL16'C000000000000003FF000000000000'			
					DC CL48'DIDBR rounding test 12u TR'			
	C0000000 00000000 C4C9C4C2 D9409996				DC XL16'C000000000000003FF000000000000'			
	40080000 00000000				DC CL48'DIDBR rounding test 12v NT' DC XL16'40080000000000000000000000000000000000			
001DAG0	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12v TR'			
					DC XL16'40080000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12w NT'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Divi	.de To	Integer	17 Aug 2022 11:47:05	Page	75
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001DB30	C0000000 00000000				DC XL16'C000000000000003FF00000000000000'			
0001DB40	C4C9C4C2 D9409996			3863	DC CL48'DIDBR rounding test 12w TR'			
	C000000 00000000				DC XL16'C0000000000000003FF000000000000000'			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12x NT'			
	40080000 00000000				DC XL16'4008000000000000000000000000000000000			
	C4C9C4C2 D9409996				DC CL48'DIDBR rounding test 12x TR'			
0001DBF0	40080000 00000000				DC XL16'40080000000000000000000000000000000000			
		00000240	00000001		LBFPRMO_NUM EQU (*-LBFPRMO_GOOD)/64			
				3870				
		00010000	0000001	3871				
00010000	C4C0C4C2	0001DC00	00000001	38/2	LBFPRMOF_GOOD_EQU *			
0001DC00	C4C9C4C2 D940D996				DC CL48 DIDBR Rounding FPCR 1ab'			
0001DC30 0001DC40	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996 00000000 F8000000				DC CL48'DIDBR Rounding FPCR 1cd' DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 1ef'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 1gh'			
0001DCF0	0000000 F800000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 1ij'			
0001DD30	0000000 F800000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 1kl'			
0001DD70	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 1mn'			
0001DDB0	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
0001DDC0	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 1op'			
0001DDF0	00000000 F8000000				DC XL16'00000000F8000000000000000F8000000'			
0001DE00	C4C9C4C2 D940D996			3889	DC CL48'DIDBR Rounding FPCR 1qr'			
0001DE30	00000000 F8000000			3890	DC XL16'00000000F800000000000000F8000000'			
0001DE40	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 1st'			
0001DE70	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 1uv'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 1wx'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 2ab'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 2cd'			
	00000000 F8000000				DC XL16'0000000F800000000000000F8000000'			
	C4C9C4C2 D940D996 00000000 F8000000				DC CL48'DIDBR Rounding FPCR 2ef' DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 2gh'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 2ij'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 2kl'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 2mn'			
	0000000 F800000				DC XL16'0000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 2op'			
	0000000 F800000				DC XL16'0000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 2qr'			
	00000000 F8000000				DC XL16'00000000F8000000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 2st'			
	00000000 F8000000			3916	DC XL16'0000000F80000000000000F8000000'			
0001E180	C4C9C4C2 D940D996			3917	DC CL48'DIDBR Rounding FPCR 2uv'			

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Divi		Integer	17 Aug 2022 11:47:05	Page	76
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001E1B0	00000000 F8000000			3918	DC XL16'0000000F80000000000000F8000000'			
001E1C0	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 2wx'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 3ab'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 3cd'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 3ef'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996 00000000 F8000000				DC CL48'DIDBR Rounding FPCR 3gh' DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 3ij'			
	00000000 F8000000				DC XL16'0000000F8000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 3kl'			
	0000000 F800000				DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 3mn'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 3op'			
	00000000 F8000000				DC XL16'00000000F8000000000000000F8000000'			
0001E400	C4C9C4C2 D940D996			3937	DC CL48'DIDBR Rounding FPCR 3qr'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 3st'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 3uv'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 3wx'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996 00000000 F8000000				DC CL48'DIDBR Rounding FPCR 4ab' DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 4cd'			
					DC XL16'00000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 4ef'			
	0000000 F800000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 4gh'			
					DC XL16'00000000F8000000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 4ij'			
001E630	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
0001E640	C4C9C4C2 D940D996			3955	DC CL48'DIDBR Rounding FPCR 4kl'			
					DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 4mn'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 4op'			
					DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 4qr'			
	00000000 F8000000 C4C9C4C2 D940D996				DC XL16'00000000F800000000000000F8000000' DC CL48'DIDBR Rounding FPCR 4st'			
					DC XL16'0000000F8000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 4uv'			
					DC XL16'00000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 4wx'			
					DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 5ab'			
					DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 5cd'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
001E880	C4C9C4C2 D940D996			3973	DC CL48'DIDBR Rounding FPCR 5ef'			

	0.2.1 bfp-001-divt	oint: Test			Integer	17 Aug 2022 11:47:05	Page	77
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
001E8B0	00000000 F8000000			3974	DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 5gh'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 5ij'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 5kl'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 5mn'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 5op'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
001EA00 001EA30	C4C9C4C2 D940D996 00000000 F8000000				DC CL48'DIDBR Rounding FPCR 5qr' DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 5st'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 5uv'			
001EAB0	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 5wx'			
001EAF0	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996			3993				
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 6cd'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
001EB80	C4C9C4C2 D940D996			3997				
001EBB0	00000000 F8000000			3998	DC XL16'00000000F800000000000000F8000000'			
001EBC0	C4C9C4C2 D940D996			3999				
001EBF0	00000000 F8000000			4000	DC XL16'00000000F8000000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 6ij'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
				4003				
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 6mn'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 6op'			
					DC XL16'00000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 6qr'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 6st' DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 6uv'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 6wx'			
					DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 7ab'			
					DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 7cd'			
					DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 7ef'			
					DC XL16'00000000F800000000000000F8000000'			
001EEC0	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 7gh'			
				4024	DC XL16'00000000F8000000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 7ij'			
					DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 7kl'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
001EF80	C4C9C4C2 D940D996			4029	DC CL48'DIDBR Rounding FPCR 7mn'			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	78
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
001EFB0	00000000 F8000000			4030	DC XL16'0000000F80000000000000F8000000'			
001EFC0	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 7op'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996			4033				
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996			4035				
001F070	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996			4037				
	00000000 F8000000			4038				
	C4C9C4C2 D940D996 00000000 F8000000			4039 4040				
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 8ab'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996			4043				
	0000000 F800000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996			4045				
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996			4047				
	00000000 F8000000				DC XL16'00000000F8000000000000000F8000000'			
001F200	C4C9C4C2 D940D996			4049	DC CL48'DIDBR Rounding FPCR 8ij'			
	00000000 F8000000			4050				
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 8kl'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996			4053				
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996			4055				
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996 00000000 F8000000			4057 4058				
					DC CL48'DIDBR Rounding FPCR 8st'			
					DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 8uv'			
	0000000 F800000				DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 8wx'			
					DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 9ab'			
001F430	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
001F440	C4C9C4C2 D940D996			4067	DC CL48'DIDBR Rounding FPCR 9cd'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 9ef'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 9gh'			
					DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 9ij'			
					DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996 00000000 F8000000				DC CL48'DIDBR Rounding FPCR 9kl' DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 9mn'			
					DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 9op'			
					DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 9qr'			
					DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 9st'			
					DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 9uv'			

	0.2.1 bfp-001-divt	oint: Test			Integer	17 Aug 2022 11:47:05	Page	79
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001F6B0	00000000 F8000000			4086	DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996			4087				
	00000000 F8000000			4088				
	C4C9C4C2 D940D996			4089				
	00000000 F8000000			4090				
	C4C9C4C2 D940D996 00000000 F8000000				DC CL48'DIDBR Rounding FPCR 10cd' DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996			4092				
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996			4095				
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
001F800	C4C9C4C2 D940D996			4097	DC CL48'DIDBR Rounding FPCR 10ij'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996			4099				
	00000000 F8000000			4100				
	C4C9C4C2 D940D996 00000000 F8000000				DC CL48'DIDBR Rounding FPCR 10mn' DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996			4102				
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996			4105				
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996			4107				
	00000000 F8000000			4108	DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996			4109				
	00000000 F8000000			4110				
	C4C9C4C2 D940D996			4111				
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996 00000000 F8000000			4113	DC CL48'DIDBR Rounding FPCR 11ab' DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 11cd'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 11ef'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
0001FAC0	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 11gh'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 11ij'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 11kl'			
					DC XL16'00000000F800000000000000F8000000' DC CL48'DIDBR Rounding FPCR 11mn'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 11op'			
					DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 11qr'			
001FC30	00000000 F8000000			4130	DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 11st'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 11uv'			
					DC XL16'00000000F800000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 11wx' DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 12ab'			
	00000000 F8000000				DC XL16'00000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 12cd'			
					DC XL16'0000000F80000000000000F8000000'			
					DC CL48'DIDBR Rounding FPCR 12ef'			

ASMA Ver.	0.2.1 bfp-001-divt	toint: Test	IEEE Divi	de To	Integer	17 Aug 2022 11:47:05	Page	80
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001FDB0	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 12gh'			
					DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 12ij'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996 00000000 F8000000				DC CL48'DIDBR Rounding FPCR 12kl' DC XL16'00000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 12mm'			
	00000000 F800000				DC XL16'0000000F80000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 12op'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
001FF00	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 12qr'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 12st'			
	00000000 F8000000				DC XL16'00000000F800000000000000F8000000'			
	C4C9C4C2 D940D996				DC CL48'DIDBR Rounding FPCR 12uv'			
	00000000 F8000000 C4C9C4C2 D940D996				DC XL16'0000000F800000000000000F8000000' DC CL48'DIDBR Rounding FPCR 12wx'			
	00000000 F8000000				DC XL16'0000000F80000000000000F8000000'			
0011110	00000000 18000000	9999999	00000001		LBFPRMOF NUM EQU (*-LBFPRMOF GOOD)/64			
		0000000	0000002	4162				
				4163				
		00020000	00000001	4164	SBFPOUT_GOOD EQU *			
	C4C9C5C2 D9408689				DC CL4 $\overline{8}$ 'DIEBR finite test -8/-4 1a'			
0020030					DC XL16'80000004000000C1000000000000000'			
	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -8/-4 1b'			
					DC XL16'80000004000000C10000000000000'			
	C4C9C5C2 D9408689 3F800000 40000000				DC CL48'DIEBR finite test -7/-4 2a' DC XL16'3F80000040000000000000000000000000000000			
	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -7/-4 2b'			
	3F800000 40000000				DC XL16'3F8000004000000C0E00000000000000'			
	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -6/-4 3a'			
	40000000 40000000				DC XL16'40000004000000C0C00000000000000'			
0020140	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -6/-4 3b'			
0020170	40000000 40000000			4176	DC XL16'40000004000000C0C00000000000000'			
	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -5/-4 4a'			
000201B0					DC XL16'BF8000003F800000C0A000000000000000'			
	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -5/-4 4b'			
	BF800000 3F800000 C4C9C5C2 D9408689				DC XL16'BF8000003F80000C0A0000000000000'			
	80000000 3F800000				DC CL48'DIEBR finite test -4/-4 5a' DC XL16'80000003F800000C0800000000000000'			
	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -4/-4 5b'			
	80000000 3F800000				DC XL16'80000003F800000C080000000000000'			
	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -3/-4 6a'			
00202B0	3F800000 3F800000			4186	DC XL16'3F8000003F800000C0400000000000000'			
	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -3/-4 6b'			
	3F800000 3F800000				DC XL16'3F8000003F800000C0400000000000000'			
	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -2/-4 7a'			
	C0000000 00000000				DC XL16'C000000000000000000000000000000000000			
	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -2/-4 7b'			
	C0000000 00000000 C4C9C5C2 D9408689				DC XL16'C000000000000000000000000000000000000			
00020380 000203B0					DC XL16'BF800000000000BF800000000000000000			
	C4C9C5C2 D9408689				DC CL48'DIEBR finite test -1/-4 8b'			
	(4(7())) / 1/74/10000							
00203C0	BF800000 00000000				DC XL16'BF8000000000000BF8000000000000000			

	0.2.1 bfp-001-divt	oint: Test			Integer	17 Aug 2022 11:47:05	Page	82
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00020B30	C0000000 80000000			4254				
00020B40	C4C9C5C2 D9408689			4255				
00020B70	C0000000 80000000				DC XL16'C00000008000000000000000000000000000			
0020B80	C4C9C5C2 D9408689			4257				
0020BB0	3F800000 00000000				DC XL16'3F80000000000003F80000000000000'			
00020BC0 00020BF0	C4C9C5C2 D9408689 3F800000 00000000			4259	DC CL48'DIEBR finite test 24b' DC XL16'3F80000000000003F8000000000000000			
0020BF0	C4C9C5C2 D9408689				DC CL48'DIEBR finite test 25a'			
	3F800000 00000000				DC XL16'3F80000000000003F800000000000000			
0020C40	C4C9C5C2 D9408689				DC CL48'DIEBR finite test 25b'			
0020C70	3F800000 00000000				DC XL16'3F80000000000003F8000000000000000			
0020C80	C4C9C5C2 D9408689				DC CL48'DIEBR finite test 26a'			
0020CB0	40000000 00000000				DC XL16'400000000000000040000000000000000000			
00020CC0	C4C9C5C2 D9408689				DC CL48'DIEBR finite test 26b'			
00020CF0	4000000 00000000				DC XL16'4000000000000000040000000000000000000			
00020D00	C4C9C5C2 D9408689			4269				
00020D30	BF800000 3F800000			4270				
00020D40 00020D70	C4C9C5C2 D9408689 BF800000 3F800000				DC CL48'DIEBR finite test 27b' DC XL16'BF8000003F800000404000000000000000'			
00020D70 00020D80	C4C9C5C2 D9408689			4272				
0020DB0	00000000 3F800000				DC XL16'00000003F8000004080000000000000'			
0020DC0	C4C9C5C2 D9408689			4275				
0020DF0	00000000 3F800000				DC XL16'00000003F8000004080000000000000'			
0020E00	C4C9C5C2 D9408689			4277				
0020E30	3F800000 3F800000				DC XL16'3F8000003F80000040A000000000000000'			
00020E40	C4C9C5C2 D9408689			4279				
00020E70	3F800000 3F800000			4280				
00020E80	C4C9C5C2 D9408689				DC CL48'DIEBR finite test 30a'			
00020EB0	C0000000 40000000				DC XL16'C0000000400000040C00000000000000'			
00020EC0	C4C9C5C2 D9408689			4283				
00020EF0 00020F00	C0000000 40000000 C4C9C5C2 D9408689				DC XL16'C00000004000000040C000000000000000000' DC CL48'DIEBR finite test 31a'			
	BF800000 40000000				DC XL16'BF800000400000040E000000000000000			
0020F40	C4C9C5C2 D9408689			4287	DC CL48'DIEBR finite test 31b'			
00020F70	BF800000 40000000			4288				
0020F80	C4C9C5C2 D9408689			4289				
0020FB0	00000000 40000000				DC XL16'00000000400000004100000000000000000			
0020FC0	C4C9C5C2 D9408689			4291	DC CL48'DIEBR finite test 32b'			
00020FF0	00000000 40000000				DC XL16'000000004000000410000000000000000'			
0021000	C4C9C5C2 D940A385				DC CL48'DIEBR test 33a two finites'			
00021030	40800000 C0800000				DC XL16'40800000C08000004220000000000000'			
00021040	C4C9C5C2 D940A385				DC CL48'DIEBR test 33b two finites'			
00021070 00021080	40800000 C0800000 C4C9C5C2 D940A385			4296 4297	DC XL16'40800000C08000004220000000000000' DC CL48'DIEBR test 34a two finites'			
0021080 00210B0	00000000 69FFFFF				DC XL16'000000069FFFFFF1F7FFFF00000000'			
0021060 00210C0	C4C9C5C2 D940A385				DC CL48'DIEBR test 34b two finites'			
00210C0 00210F0	00000000 69FFFFF			4300				
0021100	C4C9C5C2 D940A385				DC CL48'DIEBR test 35a two finites'			
0021130	00000001 3F800000				DC XL16'000000013F80000000FFFFFF000000000'			
0021140	C4C9C5C2 D940A385			4303	DC CL48'DIEBR test 35b two finites'			
00021170	55000000 3F800000				DC XL16'550000003F80000055000000000000000'			
00021180	C4C9C5C2 D940A385				DC CL48'DIEBR test 36a two finites'			
000211B0	40800000 4BAAAAAA				DC XL16'408000004BAAAAAA4C800000000000000'			
000211C0	C4C9C5C2 D940A385				DC CL48'DIEBR test 36b two finites'			
000211F0	40800000 4BAAAAAA				DC XL16'408000004BAAAAAA4C80000000000000'			
0021200	C4C9C5C2 D940A385			4309	DC CL48'DIEBR test 37a two finites'			

ASMA Ver.	0.2.1 bfp-001-divt	toint: Test	IEEE Divi	ide To	Integer	17 Aug 2022 11:47:05	Page	83
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00021230	40100000 00000000			4310	DC XL16'401000000000000040100000000000000'			
00021240	C4C9C5C2 D940A385			4311	DC CL48'DIEBR test 37b two finites'			
	40100000 00000000			4312	DC XL16'401000000000000040100000000000000'			
	C4C9C5C2 D940A385				DC CL48'DIEBR test 38a two finites'			
	73A00000 683A2E8A				DC XL16'73A00000683A2E8A73A00000000000000'			
	C4C9C5C2 D940A385				DC CL48'DIEBR test 38a two finites'			
000212F0	73A00000 683A2E8A				DC XL16'73A00000683A2E8A73A00000000000000'			
		0000004C	00000001		SBFPOUT_NUM EQU (*-SBFPOUT_GOOD)/64			
				4318				
		00001000	0000001	4319				
20021200	64606562 80406687	00021300	00000001	4320	SBFPFLGS_GOOD_EQU *			
00021300	C4C9C5C2 D940C6D7				DC CL48 DIEBR FPCR finite test -8/-4 1'			
00021330	00000000 00000000				DC XL16'000000000000000F80000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test -7/-4 2'			
	00000000 00000000				DC XL16'000000000000000F80000000000000'			
	C4C9C5C2 D940C6D7 00000000 00000000				DC CL48'DIEBR FPCR finite test -6/-4 3' DC XL16'000000000000000F8000000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test -5/-4 4'			
	00000000 00000000				DC XL16'000000000000000F800000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test -4/-4 5'			
	00000000 00000000				DC XL16'000000000000000F800000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test -3/-4 6'			
	00000000 00000000				DC XL16'000000000000000F800000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test -2/-4 7'			
	0000000 0000000				DC XL16'000000000000000F800000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test -1/-4 8'			
	0000000 00000000				DC XL16'00000000000000F800000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test +1/-4 9'			
	00000000 00000000				DC XL16'000000000000000F800000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test +2/-4 10'			
00021570	00000000 00000000				DC XL16'000000000000000F8000000000000000'			
00021580	C4C9C5C2 D940C6D7			4341	DC CL48'DIEBR FPCR finite test +3/-4 11'			
300215B0	00000000 00000000			4342	DC XL16'000000000000000F8000000000000000'			
	C4C9C5C2 D940C6D7			4343	DC CL48'DIEBR FPCR finite test +4/-4 12'			
∂00215F0	00000000 00000000			4344	DC XL16'000000000000000F8000000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test +5/-4 13'			
	00000000 00000000				DC XL16'000000000000000F8000000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test +6/-4 14'			
					DC XL16'000000000000000F80000000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test 15'			
					DC XL16'000000000000000F800000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test 16'			
	00000000 00000000				DC XL16'000000000000000F800000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test 17'			
	00000000 00000000				DC XL16'000000000000000F800000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test 18'			
	00000000 00000000				DC XL16'000000000000000F80000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test 19'			
	00000000 00000000				DC XL16'000000000000000F800000000000000'			
	C4C9C5C2 D940C6D7				DC CL48'DIEBR FPCR finite test 20'			
	00000000 00000000 C4C9C5C2 D940C6D7				DC XL16'000000000000000F800000000000000' DC CL48'DIEBR FPCR finite test 21'			
					DC XL16'000000000000000F800000000000000'			
					DC CL48'DIEBR FPCR finite test 22'			
	CACQCSCO $DQAACSDO$							
00021840	C4C9C5C2 D940C6D7 00000000 00000000				DC XL16'000000000000000F800000000000000'			

	0.2.1 bfp-001-divt				17 Aug 2022 11:47:05	Page 8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00218B0	00000000 00000000			4366 DC XL16'00000000000000F80000000000000000		
00218C0	C4C9C5C2 D940C6D7			4367 DC CL48'DIEBR FPCR finite test 24'		
00218F0	00000000 00000000			4368 DC XL16'000000000000000F80000000000000'		
0021900	C4C9C5C2 D940C6D7 00000000 00000000			4369 DC CL48'DIEBR FPCR finite test 25' 4370 DC XL16'000000000000000F8000000000000000000000		
0021930 0021940	C4C9C5C2 D940C6D7			4370 DC XL16'0000000000000000F800000000000000000000		
0021940	00000000 00000000			4371 DC CL48 D1EBK 1FCK 11111CE CESC 20 4372 DC XL16'000000000000000F8000000000000000000000		
0021980	C4C9C5C2 D940C6D7			4373 DC CL48'DIEBR FPCR finite test 27'		
00219B0	0000000 0000000			4374 DC XL16'00000000000000F800000000000000		
00219C0	C4C9C5C2 D940C6D7			4375 DC CL48'DIEBR FPCR finite test 28'		
00219F0	00000000 00000000			4376 DC XL16'000000000000000F8000000000000000'		
0021A00	C4C9C5C2 D940C6D7			4377 DC CL48'DIEBR FPCR finite test 29'		
0021A30	00000000 00000000			4378 DC XL16'000000000000000F80000000000000000		
00021A40	C4C9C5C2 D940C6D7			4379 DC CL48'DIEBR FPCR finite test 30'		
00021A70	00000000 00000000 C4C0CFC3 D040CCD7			4380 DC XL16'000000000000000F8000000000000'		
00021A80 00021AB0	C4C9C5C2 D940C6D7 00000000 00000000			4381 DC CL48'DIEBR FPCR finite test 31' 4382 DC XL16'000000000000000000000000000000000000		
0021AG0	C4C9C5C2 D940C6D7			4383 DC CL48'DIEBR FPCR finite test 32'		
0021AC0	00000000 00000000			4384 DC XL16'00000000000000F80000000000000'		
0021R10	C4C9C5C2 D940C6D7			4385 DC CL48'DIEBR FPCR finite test 33'		
0021B30	0000000 0000000			4386 DC XL16'00000000000000F800000000000000'		
0021B40	C4C9C5C2 D940C6D7			4387 DC CL48'DIEBR FPCR finite test 34'		
0021B70	00000001 00000001			4388 DC XL16'0000000100000001F800000100000001'		
00021B80	C4C9C5C2 D940C6D7			4389 DC CL48'DIEBR FPCR finite test 35'		
00021BB0	00000000 00000000			4390 DC XL16'000000000000000F800100000080000'		
00021BC0	C4C9C5C2 D940C6D7			4391 DC CL48'DIEBR FPCR finite test 36'		
00021BF0	00000002 00000002			4392 DC XL16'0000000200000002F80000020000002'		
0021C00	C4C9C5C2 D940C6D7 00000000 00000000			4393 DC CL48'DIEBR FPCR finite test 37' 4394 DC XL16'000000000000000000000000000000000000		
00021C30 00021C40	C4C9C5C2 D940C6D7			4394 DC XL16'0000000000000000F800000000000000000000		
0021C40	00000003 00080003			4396 DC XL16'000000300080003F800000300080003'		
70021070	00000003 00000003	00000026	00000001	4397 SBFPFLGS NUM EQU (*-SBFPFLGS GOOD)/64		
		00000020	0000001	4398 *		
				4399 *		
		00021C80	00000001	4400 LBFPFLGS_GOOD EQU *		
0021C80	C4C9C4C2 D940C6D7			4401 DC CL48 DIDBR FPCR finite test -8/-4 1'		
0021CB0	00000000 00000000			4402 DC XL16'000000000000000F80000000000000000		
0021CC0	C4C9C4C2 D940C6D7			4403 DC CL48'DIDBR FPCR finite test -7/-4 2'		
0021CF0	00000000 00000000 C4C0C4C3 D040CCD7			4404 DC XL16'000000000000000F8000000000000'		
0021D00	C4C9C4C2 D940C6D7			4405 DC CL48'DIDBR FPCR finite test -6/-4 3'		
00021D30 00021D40	00000000 00000000 C4C9C4C2 D940C6D7			4406 DC XL16'0000000000000000F800000000000000000000		
0021D40 0021D70	00000000 00000000			4408 DC XL16'00000000000000F80000000000000000000000		
0021D70	C4C9C4C2 D940C6D7			4409 DC CL48'DIDBR FPCR finite test -4/-4 5'		
0021DB0	0000000 0000000			4410 DC XL16'00000000000000F8000000000000000		
0021DC0	C4C9C4C2 D940C6D7			4411 DC CL48'DIDBR FPCR finite test -3/-4 6'		
0021DF0	0000000 00000000			4412 DC XL16'000000000000000F80000000000000000		
0021E00	C4C9C4C2 D940C6D7			4413 DC CL48'DIDBR FPCR finite test -2/-4 7'		
00021E30	00000000 00000000			4414 DC XL16'000000000000000F80000000000000000		
0021E40	C4C9C4C2 D940C6D7			4415 DC CL48'DIDBR FPCR finite test -1/-4 8'		
0021E70	00000000 00000000			4416 DC XL16'000000000000000F80000000000000'		
0021E80	C4C9C4C2 D940C6D7			4417 DC CL48'DIDBR FPCR finite test +1/-4 9'		
00021EB0 00021EC0	00000000 00000000 C4C9C4C2 D940C6D7			4418 DC XL16'0000000000000000F800000000000000000000		
0021EC0 00021EF0	00000000 00000000			4420 DC XL16'000000000000000F8000000000000000000000		
				7720 DC XLIU 000000000000000000000000000000000000		

ASMA Ver.	0.2.1 bfp-001-divt	coint: Test	: IEEE Divi	de To	Integer	17 Aug 2022 11:47:05	Page	85
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0021F30	00000000 00000000			4422	DC XL16'000000000000000F800000000000000'			
0021F40	C4C9C4C2 D940C6D7			4423	·			
0021F70	00000000 00000000				DC XL16'000000000000000F8000000000000000'			
0021F80	C4C9C4C2 D940C6D7			4425	•			
00021FB0	00000000 00000000			4426				
00021FC0	C4C9C4C2 D940C6D7 00000000 00000000			4427	DC CL48'DIDBR FPCR finite test +6/-4 14' DC XL16'000000000000000F800000000000000'			
00021FF0 00022000	C4C9C4C2 D940C6D7			4428				
00022000	00000000 00000000			4429				
00022030	C4C9C4C2 D940C6D7				DC CL48'DIDBR FPCR finite test 16'			
00022070	0000000 0000000				DC XL16'000000000000000F800000000000000'			
00022080	C4C9C4C2 D940C6D7			4433				
000220B0	00000000 00000000			4434	DC XL16'000000000000000F8000000000000000'			
000220C0	C4C9C4C2 D940C6D7			4435				
000220F0	00000000 00000000			4436				
00022100	C4C9C4C2 D940C6D7			4437				
00022130	00000000 00000000			4438				
00022140	C4C9C4C2 D940C6D7			4439				
00022170 00022180	00000000 00000000 C4C9C4C2 D940C6D7			4440	DC XL16'000000000000000F8000000000000000000000			
00022180 000221B0	00000000 00000000			4441				
0022160 00221C0	C4C9C4C2 D940C6D7			4443				
00221C0 000221F0	00000000 00000000			4444				
0022200	C4C9C4C2 D940C6D7			4445	DC CL48'DIDBR FPCR finite test 23'			
00022230	00000000 00000000			4446				
00022240	C4C9C4C2 D940C6D7			4447	DC CL48'DIDBR FPCR finite test 24'			
00022270	0000000 00000000			4448				
00022280	C4C9C4C2 D940C6D7			4449				
000222B0	00000000 00000000			4450				
000222C0	C4C9C4C2 D940C6D7			4451				
000222F0	00000000 00000000 C4C9C4C2 D940C6D7				DC XL16'000000000000000F800000000000000'			
00022300	00000000 00000000				DC CL48'DIDBR FPCR finite test 27' DC XL16'000000000000000F8000000000000000000000			
00022330	C4C9C4C2 D940C6D7				DC CL48'DIDBR FPCR finite test 28'			
00022370	00000000 00000000				DC XL16'000000000000000F80000000000000'			
00022380	C4C9C4C2 D940C6D7			4457				
000223B0	0000000 0000000				DC XL16'000000000000000F800000000000000'			
000223C0	C4C9C4C2 D940C6D7				DC CL48'DIDBR FPCR finite test 30'			
000223F0	00000000 00000000			4460				
00022400	C4C9C4C2 D940C6D7				DC CL48'DIDBR FPCR finite test 31'			
00022430	00000000 00000000				DC XL16'000000000000000F8000000000000000'			
00022440	C4C9C4C2 D940C6D7				DC CL48'DIDBR FPCR finite test 32'			
00022470	00000000 00000000 C4C0C4C3 D040CCD7				DC XL16'000000000000000F80000000000000'			
00022480 000224B0	C4C9C4C2 D940C6D7 00000000 00000000				DC CL48'DIDBR FPCR finite test 33' DC XL16'000000000000000F8000000000000000000000			
000224B0 000224C0	C4C9C4C2 D940C6D7				DC CL48'DIDBR FPCR finite test 34'			
00224C0 000224F0	00000001 00000001				DC XL16'0000000100000001F800000100000001'			
0022410	C4C9C4C2 D940C6D7				DC CL48'DIDBR FPCR finite test 35'			
0022530	00000003 00080003				DC XL16'0000000300080003F800000300080003'			
0022540	C4C9C4C2 D940C6D7				DC CL48'DIDBR FPCR finite test 36'			
00022570	0000000 00000000				DC XL16'000000000000000F800100000080000'			
00022580	C4C9C4C2 D940C6D7			4473	DC CL48'DIDBR FPCR finite test 37'			
000225B0	00000002 00000002				DC XL16'0000000200000002F800000200000002'			
000225C0					DC CL48'DIDBR FPCR finite test 38'			
000225F0	00000000 00000000	0000000	00000		DC XL16'000000000000000F800000000000000'			
		00000026	00000001	4477	LBFPFLGS_NUM EQU (*-LBFPFLGS_GOOD)/64			

	0.2.1 bfp-001-div				Integer	17 Aug 2022 11:47:05	Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				4478				
		00022600	00000001	4479	* LBFPOUT GOOD EQU *			
0022600	C4C9C4C2 D9408689	00022600	00000001		DC CL48'DIDBR finite test -8/-4 1a'			
	8000000 0000000				DC XL16'800000000000000400000000000000000			
	C4C9C4C2 D9408689			4483				
0022670	C0200000 00000000			4484	DC XL16'C0200000000000000000000000000000000000			
	C4C9C4C2 D9408689			4485	·			
	80000000 00000000			4486				
	C4C9C4C2 D9408689			4487	·			
	C0200000 00000000 C4C9C4C2 D9408689			4488 4489				
	3FF00000 00000000			4499	·			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test -7/-4 2a'			
	C01C0000 00000000				DC XL16'C01C00000000000000000000000000000000			
0022780	C4C9C4C2 D9408689			4493				
	3FF00000 00000000			4494				
	C4C9C4C2 D9408689			4495				
	C01C0000 00000000				DC XL16'C01C000000000000000000000000000000000			
	C4C9C4C2 D9408689			4497	·			
	40000000 00000000 C4C9C4C2 D9408689			4498 4499				
	C0180000 00000000			4500				
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test -6/-4 3b'			
	4000000 00000000				DC XL16'40000000000000040000000000000000			
	C4C9C4C2 D9408689			4503				
	C0180000 00000000			4504				
	C4C9C4C2 D9408689			4505	·			
	BFF00000 00000000			4506				
	C4C9C4C2 D9408689			4507				
	C0140000 00000000 C4C9C4C2 D9408689				DC XL16'C01400000000000000000000000000000000000			
	BFF00000 00000000				DC XL16'BFF000000000003FF000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test -5/-4 4b'			
	C0140000 00000000				DC XL16'C01400000000000000000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test -4/-4 5a'			
0022A30	80000000 00000000			4514	DC XL16'8000000000000003FF000000000000000'			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test -4/-4 5a'			
	C0100000 00000000				DC XL16'C010000000000000000000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test -4/-4 5b'			
	80000000 00000000 C4C9C4C2 D9408689				DC XL16'8000000000000003FF000000000000' DC CL48'DIDBR finite test -4/-4 5b'			
	C0100000 00000000				DC XL16'C010000000000000000000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test -3/-4 6a'			
	3FF00000 00000000				DC XL16'3FF0000000000003FF00000000000000'			
022B40	C4C9C4C2 D9408689			4523	DC CL48'DIDBR finite test -3/-4 6a'			
	C0080000 00000000				DC XL16'C008000000000000000000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test -3/-4 6b'			
	3FF00000 00000000				DC XL16'3FF0000000000003FF00000000000000000000			
	C4C9C4C2 D9408689 C0080000 00000000				DC CL48'DIDBR finite test -3/-4 6b' DC XL16'C0080000000000000000000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test -2/-4 7a'			
	C0000000 00000000				DC XL16'C000000000000000000000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test -2/-4 7a'			
					DC XL16'C00000000000000000000000000000000000			
3022C80	C4C9C4C2 D9408689				DC CL48'DIDBR finite test -2/-4 7b'			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	88
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000233B0	C0000000 00000000			4590	DC XL16'C00000000000000000000000000000000000			
00233C0	C4C9C4C2 D9408689			4591	DC CL48'DIDBR finite test +6/-4 14b'			
00233F0	40180000 00000000			4592				
0023400	C4C9C4C2 D9408689			4593				
0023430	BFF00000 00000000			4594				
0023440	C4C9C4C2 D9408689			4595				
0023470	401C0000 00000000				DC XL16'401C00000000000000000000000000000000			
0023480	C4C9C4C2 D9408689			4597				
00234B0	BFF00000 00000000			4598				
00234C0	C4C9C4C2 D9408689			4599				
000234F0	401C0000 00000000			4600				
0023500	C4C9C4C2 D9408689			4601				
0023530	00000000 00000000			4602				
00023540	C4C9C4C2 D9408689 40200000 00000000			4603 4604				
00023570	C4C9C4C2 D9408689			4605				
00235B0	00000000 00000000			4606				
00235C0	C4C9C4C2 D9408689			4607				
00235F0	40200000 00000000			4608				
00023600	C4C9C4C2 D9408689			4609				
00023630	8000000 00000000			4610				
00023640	C4C9C4C2 D9408689			4611				
0023670	C0200000 00000000			4612				
0023680	C4C9C4C2 D9408689			4613				
00236B0	8000000 00000000			4614				
000236C0	C4C9C4C2 D9408689			4615				
000236F0	C0200000 00000000			4616				
00023700	C4C9C4C2 D9408689			4617	DC CL48'DIDBR finite test 18a'			
00023730	3FF00000 00000000			4618	DC XL16'3FF0000000000000C00000000000000000000			
00023740	C4C9C4C2 D9408689			4619				
00023770	C01C0000 00000000			4620				
00023780	C4C9C4C2 D9408689			4621				
	3FF00000 00000000				DC XL16'3FF0000000000000C00000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 18b'			
	C01C0000 00000000				DC XL16'C01C000000000000000000000000000000000			
00023800					DC CL48'DIDBR finite test 19a'			
	40000000 00000000				DC XL16'4000000000000000000000000000000000000			
00023840					DC CL48'DIDBR finite test 19a'			
					DC XL16'C01800000000000000000000000000000000000			
0023880					DC CL48'DIDBR finite test 19b'			
00238B0					DC XL16'4000000000000000000000000000000000000			
00238C0					DC CL48'DIDBR finite test 19b'			
00238F0 0023900					DC XL16'C01800000000000000000000000000000000000			
0023900					DC XL16'BFF000000000000BFF00000000000000			
					DC CL48'DIDBR finite test 20a'			
0023970					DC XL16'C0140000000000000000000000000000000			
0023980					DC CL48'DIDBR finite test 20b'			
00239B0					DC XL16'BFF000000000000BFF00000000000000'			
00239C0					DC CL48'DIDBR finite test 20b'			
00239F0					DC XL16'C014000000000000000000000000000000			
00023A00					DC CL48'DIDBR finite test 21a'			
					DC XL16'800000000000000BFF0000000000000'			
00023A40					DC CL48'DIDBR finite test 21a'			
					DC XL16'C0100000000000000000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 21b'			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	89
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00023AB0	80000000 00000000			4646	DC XL16'800000000000000BFF000000000000000'			
0023AC0	C4C9C4C2 D9408689			4647				
0023AF0	C0100000 00000000			4648				
0023B00	C4C9C4C2 D9408689			4649				
0023B30	3FF00000 00000000			4650				
0023B40	C4C9C4C2 D9408689			4651				
0023B70	C0080000 00000000			4652				
0023B80	C4C9C4C2 D9408689			4653				
0023BB0	3FF00000 00000000			4654				
0023BC0	C4C9C4C2 D9408689			4655				
0023BF0	C0080000 00000000			4656				
0023C00	C4C9C4C2 D9408689			4657				
0023C30 0023C40	C0000000 00000000 C4C9C4C2 D9408689			4658 4659				
0023C40	C0000000 000000000			4660				
0023C80	C4C9C4C2 D9408689			4661				
0023CB0	C0000000 00000000			4662				
0023CD0	C4C9C4C2 D9408689			4663				
0023CF0	C0000000 00000000			4664				
0023D00	C4C9C4C2 D9408689			4665				
0023D30	3FF00000 00000000			4666				
0023D40	C4C9C4C2 D9408689			4667				
0023D70	3FF00000 00000000			4668				
0023D80	C4C9C4C2 D9408689			4669				
0023DB0	3FF00000 00000000			4670				
0023DC0	C4C9C4C2 D9408689			4671				
0023DF0	3FF00000 00000000			4672	DC XL16'3FF0000000000000000000000000000000000			
00023E00	C4C9C4C2 D9408689			4673	DC CL48'DIDBR finite test 25a'			
00023E30	3FF00000 00000000			4674				
00023E40	C4C9C4C2 D9408689			4675				
00023E70	3FF00000 00000000			4676				
00023E80	C4C9C4C2 D9408689			4677				
	3FF00000 00000000				DC XL16'3FF00000000000000000000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 25b'			
	3FF00000 00000000				DC XL16'3FF000000000000000000000000000000000			
0023F00					DC CL48'DIDBR finite test 26a'			
	40000000 00000000				DC XL16'4000000000000000000000000000000000000			
0023F40					DC CL48'DIDBR finite test 26a'			
	40000000 00000000 C4C9C4C2 D9408689				DC XL16'4000000000000000000000000000000000000			
					DC XL16'400000000000000000000000000000000000			
10023FB0					DC CL48'DIDBR finite test 26b'			
					DC XL16'4000000000000000000000000000000000000			
0023770					DC CL48'DIDBR finite test 27a'			
0024030					DC XL16'BFF000000000003FF00000000000000			
0024040					DC CL48'DIDBR finite test 27a'			
0024070					DC XL16'40080000000000000000000000000000000			
0024080					DC CL48'DIDBR finite test 27b'			
00240B0					DC XL16'BFF0000000000003FF00000000000000			
00240C0	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 27b'			
00240F0	40080000 00000000				DC XL16'4008000000000000000000000000000000			
0024100					DC CL48'DIDBR finite test 28a'			
00024130					DC XL16'000000000000003FF00000000000000'			
00024140					DC CL48'DIDBR finite test 28a'			
	40100000 00000000				DC XL16'4010000000000000000000000000000000000			
	C4C9C4C2 D9408689			1701	DC CL48'DIDBR finite test 28b'			

	0.2.1 bfp-001-divt				Integer	17 Aug 2022 11:47:05	Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00241B0	00000000 00000000			4702	DC XL16'0000000000000003FF0000000000000'			
00241C0	C4C9C4C2 D9408689			4703	DC CL48'DIDBR finite test 28b'			
00241F0	40100000 00000000			4704	DC XL16'4010000000000000000000000000000000000			
0024200	C4C9C4C2 D9408689			4705	DC CL48'DIDBR finite test 29a'			
	3FF00000 00000000			4706	DC XL16'3FF0000000000003FF000000000000000			
	C4C9C4C2 D9408689			4707	DC CL48'DIDBR finite test 29a'			
	40140000 00000000			4708	DC XL16'4014000000000000000000000000000000000			
	C4C9C4C2 D9408689			4709	DC CL48'DIDBR finite test 29b'			
	3FF00000 00000000			4710	DC XL16'3FF00000000000003FF000000000000000			
	C4C9C4C2 D9408689			4711	DC CL48'DIDBR finite test 29b'			
00242F0	40140000 00000000			4712				
	C4C9C4C2 D9408689			4713	DC CL48'DIDBR finite test 30a'			
	C0000000 00000000			4714	DC XL16'C0000000000000000000000000000000000			
	C4C9C4C2 D9408689			4715	DC CL48'DIDBR finite test 30a'			
	40180000 00000000				DC XL16'401800000000000000000000000000000000000			
	C4C9C4C2 D9408689			4717	DC CL48'DIDBR finite test 30b'			
00243B0	C0000000 00000000			4718	DC XL16'C0000000000000004000000000000000000000			
	C4C9C4C2 D9408689			4719	DC CL48'DIDBR finite test 30b'			
	40180000 00000000			4720	DC XL16'401800000000000000000000000000000000000			
0024400 0024430	C4C9C4C2 D9408689 BFF00000 00000000			4721 4722				
	C4C9C4C2 D9408689			4722	DC CL48'DIDBR finite test 31a'			
0024440 0024470	401C0000 00000000			4723				
0024470	C4C9C4C2 D9408689			4724	DC CL48'DIDBR finite test 31b'			
0024480 00244B0	BFF00000 00000000			4723	DC XL16'BFF000000000000040000000000000000000000			
00244C0	C4C9C4C2 D9408689			4727	DC CL48'DIDBR finite test 31b'			
00244C0 00244F0	401C0000 00000000			4728	DC XL16'401C0000000000000000000000000000000			
0024500	C4C9C4C2 D9408689			4729	DC CL48'DIDBR finite test 32a'			
0024530	00000000 00000000			4730	DC XL16'00000000000000004000000000000000000			
	C4C9C4C2 D9408689			4731	DC CL48'DIDBR finite test 32a'			
	40200000 00000000			4732	DC XL16'40200000000000000000000000000000000			
	C4C9C4C2 D9408689			4733	DC CL48'DIDBR finite test 32b'			
	00000000 00000000				DC XL16'000000000000000040000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 32b'			
	40200000 00000000				DC XL16'4020000000000000000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 33a'			
	40100000 00000000				DC XL16'40100000000000000C0100000000000000'			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 33a'			
	40440000 00000000				DC XL16'40440000000000000000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 33b'			
00246B0	40100000 00000000			4742	DC XL16'401000000000000000000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 33b'			
	40440000 00000000				DC XL16'4044000000000000000000000000000000000			
0024700	C4C9C4C2 D9408689			4745	DC CL48'DIDBR finite test 34a'			
0024730	00000000 00000000			4746	DC XL16'000000000000000630FFFFFFFFFFF			
0024740	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 34a'			
	1FEFFFFF FFFFFFF				DC XL16'1FEFFFFFFFFFFFF00000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 34b'			
	00000000 00000000				DC XL16'000000000000000630FFFFFFFFFFF			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 34b'			
	1FEFFFFF FFFFFFF				DC XL16'1FEFFFFFFFFFFFF00000000000000000000			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 35a'			
	7CA00000 00000000				DC XL16'7CA00000000000062F555555555554'			
	C4C9C4C2 D9408689				DC CL48'DIDBR finite test 35a'			
	7CA00000 00000000				DC XL16'7CA000000000000000000000000000000000000			
1024000	C4C9C4C2 D9408689			4757	DC CL48'DIDBR finite test 35b'			

LOC

		4864	<b>,</b> *	Report th	**************************************
		4865	5 ************	******	*************
00024CDA	9005 C250	00024E50 4867	VERIFAIL STM	R0,R5,SAVER0R5	Save registers
00024CDE	92FF C278	00024E78 4868	B MVI	FAILFLAG,X'FF'	Remember verification failure

00024CDA	3003 (	2230		00024630	4007	ACUTLATE	2111	SAVENDO	Save registers
00024CDE	92FF (	2278		00024E78	4868 4869	*	MVI	FAILFLAG,X'FF'	Remember verification failure
					4870	**	First	, show them the $d\epsilon$	escription
					4871	*			
00024CE2		C1E0 5000	00024DE0	0000000	4872		MVC	FAILDESC,0(R5)	Save results/test description
00024CE8	4100 0			00000044	4873		LA	R0,L'FAILMSG1	R0 <== length of message
	4110 (			00024DCC	4874		LA	R1,FAILMSG1	R1> the message text itself
00024CF0	4520 C	C27A		00024E7A	4875		BAL	R2,MSG	Go display this message
					4876		_		
					4877 4878		Save a	address of actual	and expected results
00024CF4	5040 (	C24C		00024E4C	4879		ST	R4,AACTUAL	Save A(actual results)
00024CF8	4150 5	5030		00000030	4880		LA	R5,48(,R5)	R5 ==> expected results
00024CFC	5050 (	2248		00024E48	4881		ST	R5,AEXPECT	Save A(expected results)
					4882				
					4883		Forma	t and show them th	ne EXPECTED ("Want") results
					4884	*			
00024D00		C210 C3C0	00024E10	00024FC0	4885		MVC	WANTGOT, = CL6 'Want	
00024D06		C216 C248	00024E16	00024E48	4886		UNPK		R+1),AEXPECT(L'AEXPECT+1)
00024D0C	9240 (			00024E1E	4887		MVI	BLANKEQ,C''	
00024D10	DC07 (	C216 C178	00024E16	00024D78	4888		TR	FAILADR, HEXTRTAB	

00024D16 F384 C221 5000 00024E21 00000000 4890 UNPK FAILVALS+(0\*9)(9),(0\*4)(5,R5)00024D1C 9240 C229 00024E29 4891 MVI FAILVALS+(0\*9)+8,C' DC07 C221 C178 00024D78 00024D20 00024E21 4892 TR FAILVALS+(0\*9)(8), HEXTRTAB

ASMA Ver. 0.2.1 bfp-001-divtoint: Test IEEE Divide To Integer

ADDR1

ADDR2

STMT

OBJECT CODE

FAILVALS+(1\*9)(9),(1\*4)(5,R5) 00024D26 F384 C22A 5004 00024E2A 00000004 4894 UNPK 00024D2C 9240 C232 4895 FAILVALS+(1\*9)+8,C' ' 00024E32 MVI 00024D30 DC07 C22A C178 00024D78 00024E2A 4896 TR FAILVALS+(1\*9)(8), HEXTRTAB

FAILVALS+(2\*9)(9),(2\*4)(5,R5) UNPK 00024D36 F384 C233 5008 00024E33 8000000 4898 FAILVALS+(2\*9)+8,C' ' 00024D3C 9240 C23B 00024E3B 4899 MVI DC07 C233 C178 00024E33 00024D78 FAILVALS+(2\*9)(8), HEXTRTAB 00024D40 4900 TR

00024D46 F384 C23C 500C 00024E3C 000000C 4902 UNPK FAILVALS+(3\*9)(9),(3\*4)(5,R5) 9240 C244 4903 FAILVALS+(3\*9)+8,C' ' 00024D4C 00024E44 MVI 00024D50 DC07 C23C C178 00024E3C 00024D78 4904 TR FAILVALS+(3\*9)(8), HEXTRTAB

00024D56 4100 0035 00000035 4906 LA R0,L'FAILMSG2 R0 <== length of message 00024D5A 4110 C210 00024E10 4907 LA R1, FAILMSG2 R1 --> the message text itself 00024D5E 4520 C27A 00024E7A 4908 BAL R2,MSG Go display this message

ASMA Ver. 0.2.1 bfp-001-divtoint: Test IEEE Divide To Integer

ADDR1

00024E10

00024E16

00024E16

00024E21

00024E33

00024E33

00024E21 00000000

00024E2A 00000004

00024E2A 00024D78

00024E3C 00024D78

OBJECT CODE

D205 C210 C3C6

F384 C216 C24C

F384 C221 4000

DC07 C221 C178

F384 C22A 4004

DC07 C22A C178

F384 C233 4008

DC07 C233 C178

F384 C23C 400C

DC07 C23C C178

9240 C229

9240 C232

9240 C23B

9240 C244

4100 0035

4520 C27A

9805 C250

LOC

00024D62

00024D6E 9240 C21E

00024D72 DC07 C216 C178

00024D68

00024D78

00024D7E

00024D82

00024D88

00024D8E

00024D92

00024D98

00024D9E

00024DA2

00024DA8

00024DB2

00024DAE

00024DB8

00024DC0

00024DC4

00024E10

00024E10

00024E16

00024E1E

00024DBC 4110 C210

00024DC8 47F0 C0CE

CL20'COMPARISON FAILURE! ' CL48'(description)' 4943 FAILDESC DC

4945 FAILMSG2 DS 0CL53 CL6' ' 40404040 4040 4946 WANTGOT DC CL8'AAAAAAA' C1C1C1C1 C1C1C1C1 4947 FAILADR DC

**STMT** 

4910 \* 4911 \*\*

4912 \*

MVC

MVI

TR

UNPK

UNPK

UNPK

UNPK

MVI

TR

MVI

TR

LA

LA

LM

BAL

MVI

TR

MVI

TR

WANTGOT, = CL6 'Got: '

FAILVALS+(0\*9)+8,C'

FAILVALS+(1\*9)+8,C' '

FAILVALS+(2\*9)+8,C' '

FAILVALS+(3\*9)+8,C' '

R0, L'FAILMSG2

R0,R5,SAVER0R5

R1, FAILMSG2

R2,MSG

VERINEXT

BLANKEO,C' '

FAILADR, HEXTRTAB

4913

4914

4915

4916

4918

4919

4920

4922

4923

4924

4926

4927

4928

4931

4932

4935

4936

ADDR2

00024FC6

00024E4C

00024E1E

00024D78

00024E29

00024D78

00024E32

80000008

00024E3B

00024D78

00024E44

00024E10

00024E7A

00000035 4934

00024E50 4938

00024CCE 4939

00024E3C 0000000C 4930

CL3' = '407E40 4948 BLANKEQ DC 4949 FAILVALS DC 00024E21 88888888 88888888


F'0' ==> Expected ("Want") results 00024E48 00000000 4951 AEXPECT DC ==> Actual ("Got") results F'0' 00024E4C 00000000 4952 AACTUAL DC

00024E50 0000000 00000000 4953 SAVERØR5 DC 6F'0' Registers R0 - R5 save area CL16'0123456789ABCDEF' 00024E68 F0F1F2F3 F4F5F6F7 4954 CHARHEX DC

4955 HEXTRTAB EOU CHARHEX-X'F0' 00024D78 00000010 Hexadecimal translation table X'00' 00024E78 00 4956 FAILFLAG DC FF = Fail, 00 = Success

ASMA Ver.	0.2.1 bfp-001-divt	oint: Test	IEEE Divi	de To Integer			17 Aug 2022 11:47:05 Page 96
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4959 *	Tssue		**************************************
00024E7A 00024E7E	4900 C3BC 07D2		00024FBC	4962 MSG 4963	CH BNHR	R0,=H'0' R2	Do we even HAVE a message? No, ignore
00024E80	9002 C2B0		00024EB0	4965	STM	R0,R2,MSGSAVE	Save registers
00024E84 00024E88	4900 C3BE 47D0 C290 4100 005F		00024FBE 00024E90	4967 4968	CH BNH	RØ,=AL2(L'MSGMSG) MSGOK	Message length within limits? Yes, continue
00024E8C	1820		0000005F	4969 4971 MSGOK	LA LR	R0,L'MSGMSG R2,R0	No, set to maximum  Copy length to work register
00024E92 00024E94	0620		00024EBC	4972 4973	BCTR EX		Minus-1 for execute Copy message to O/P buffer
00024E98 00024E9C	4120 200A 4110 C2C2		0000000A 00024EC2	4975 4976	LA LA	R2,1+L'MSGCMD(,R2) R1,MSGCMD	Calculate true command length Point to true command
00024EA0 00024EA4 00024EA8	83120008 4780 C2AA 0000		00024EAA	4978 4979 4980	DC BZ DC	X'83',X'12',X'0008' MSGRET H'0'	Issue Hercules Diagnose X'008' Return if successful CRASH for debugging purposes
00024EAA 00024EAE	9802 C2B0 07F2		00024EB0	4982 MSGRET 4983	LM BR	R0,R2,MSGSAVE R2	Restore registers Return to caller
	00000000 00000000 D200 C2CB 1000	00024ECB	00000000	4985 MSGSAVE 4986 MSGMVC	DC MVC	3F'0' MSGMSG(0),0(R1)	Registers save area Executed instruction
00024EC2 00024ECB	D4E2C7D5 D6C8405C 40404040 40404040			4988 MSGCMD 4989 MSGMSG	DC DC	C'MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

	0.2.1 bfp-001-di				Tillegel.		17 Aug 2022 11:47:05 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4991	*****	****	***************
				4992	*		VERIFY TABLE
				4993	*****	****	**************
				4994			
				4995		1/20	tual negults) A(expected negults) A(tof negults)
						A(ac	tual results), A(expected results), A(#of results)
				4996 4997		****	****************
				,			
0024F2C				4999	VERIFTAB	DC	0F'0'
0024F2C	00001000			5000		DC	A(SBFPNFOT)
0024F30	0000C000			5001		DC	A(SBFPNFOT_GOOD)
0024F34	00000020			5002		DC	A(SBFPNFOT NUM)
0021131	00000020			5003	*	50	//(35/1/M-01_Mon)
0024F38	00001200					DC	A/CDEDNEEL)
				5004		DC	A(SBFPNFFL)
0024F3C	0000C800			5005		DC	A(SBFPNFFL_GOOD)
0024F40	00000010			5006	*	DC	A(SBFPNFFL_NUM)
0024F44	00001300			5007 5008	-1-	DC	A(LBFPNFOT)
0024F48	0000CC00			5009		DC	A(LBFPNFOT_GOOD)
0024F4C	00000040			5010	*	DC	A(LBFPNFOT_NUM)
3034550	00001700			5011	•	DC	A / L D F D N F F L \
0024F50	00001700			5012		DC	A(LBFPNFFL)
0024F54	0000DC00			5013		DC	A(LBFPNFFL_GOOD)
0024F58	00000010			5014	*	DC	A(LBFPNFFL_NUM)
0024556	00002000			5015	Τ	DC	A / CD CDDMO \
0024F5C	00002000			5016		DC	A(SBFPRMO)
0024F60	0000E000			5017		DC	A(SBFPRMO_GOOD)
0024F64	00000120			5018	ala.	DC	A(SBFPRMO_NUM)
0004560	00004000			5019	*	D.C.	4/CDEDDUGE)
0024F68	00004000			5020		DC	A(SBFPRMOF)
0024F6C	00012800			5021		DC	A(SBFPRMOF_GOOD)
0024F70	00000090			5022		DC	A(SBFPRMOF NUM)
				5023	*		_ /
0024F74	00005000			5024		DC	A(LBFPRMO)
0024F78	00014C00			5025		DC	A(LBFPRMO GOOD)
0024F7C	00000240			5026	*	DC	A(LBFPRMO_NUM)
0024590	00000000			5027		DC	A / I REDDMOE \
0024F80	00009000			5028		DC	A(LBFPRMOF)
0024F84	0001DC00			5029		DC	A(LBFPRMOF_GOOD)
0024F88	00000090			5030		DC	A(LBFPRMOF_NUM)
				5031	*		
0024F8C	0000A000			5032		DC	A(SBFPOUT)
0024F90	00020000			5033		DC	A(SBFPOUT GOOD)
0024F94	0000004C			5034		DC	A(SBFPOUT NUM)
00271J7	333334			5035			//(32/1001_NON)
0024F98	0000A800			5036		DC	A(SBFPFLGS)
				5037			
0024F9C	00021300					DC	A(SBFPFLGS_GOOD)
0024FA0	00000026			5038	*	DC	A(SBFPFLGS_NUM)
0024FA4	0000AC00			5039 5040		DC	A(LBFPFLGS)
0024FA4	00021C80			5040		DC	A(LBFPFLGS) A(LBFPFLGS GOOD)
0024FAC	00000026			5042 5043		DC	A(LBFPFLGS_NUM)
0024FB0	0000B000			5043	·	DC	A(LBFPOUT)
0024FB4	00022600			5045		DC	A(LBFPOUT_GOOD)
0024FB8	00000098			5046		DC	A(LBFPOUT_NUM)



MA Ver.	0.2.1 bfp-001-di	vtoint: Tes	t IEEE Div	vide To Integer			17 Aug 2022 11:47:05	Page	99
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
24FBC 24FBC	0000			5050 5051	END	=H'0'			
24FC0	005F E68195A3 7A40			5052 5053		=AL2(L'MSGMSG) =CL6'Want: '			
24FC6	C796A37A 4040			5054		=CL6'Got: '			


SYMBOL	TYPE	VALUE	t: Test LENGTH	DEFN	REFER		-							J				•	
			LLINGTH																
ACTUAL	F	024E4C	4	4952	4879	4914													
EXPECT	F	024E48	4	4951	4881	4886													
HELPERS	Α	00027C	4	215	205	246													
FPDV2NT	J	000000	151500	131															
BLANKEQ	С	024E1E	3	4948	4887	4915													
CHARHEX	C	024E68	16	4954	4955														
TLR0	F	0002F0	4	256	224	225	226												
2IMCT	U	000006	1	803	474	700													
2IMODES	C	0006F8	1	795	803	485	502	711	728										
DIDBRF	I	00059A	4	598	238														
DIDBRNF	I	000524	4	540	236														
DIDBRRM	I	000648	4	683	240														
DIDBRTAB	F	00071C	4	831	712	729													
DIEBRF	I	0003D2	4	373	231														
DIEBRNF	H	00035C	2	314	229														
DIEBRRM	 T	000336	4	459	233														
DIEBRTAB	F	000700	4	813	486	503													
AIL	T	000700	4	213	4847	505													
AILADR	Ċ	024E16	8	4947	4886	4888	4914	4916											
AILDESC	C	024DE0	48	4943	4872	4000	7717	7710											
AILFLAG	X	024DE0	1	4956	4845	4868													
		024E78 024DCC	_	4936	4843	4874													
FAILMSG1	C		68 53				4024	4025											
AILMSG2	C	024E10	53	4945	4906	4907	4934	4935											
AILPSW	X	0002E0	8	254	213	4001	4000	4004	4005	4006	4000	4000	4000	4000	4000	4004	4040	4010	
FAILVALS	С	024E21	36	4949	4890 4920	4891 4922	4892 4923	4894 4924	4895 4926	4896 4927	4898 4928	4899 4930	4900 4931	4902 4932	4903	4904	4918	4919	
PCMCT	U	000004	1	785	466	690													
PCMODES	C	0006F4	1	779	785	472	480	497	696	706	723								
PCREGNT	X	0002F4	4	257	321	379	394	418	479	546	604	619	643	697	705				
FPCREGTR	X	0002F8	4	258	334	403	496	559	628	698	722	<u> </u>							
FPR0	Û	000000	1	152	322	325	327	335	338	340	380	383	385	395	397	404	407	409	
1 113	Ŭ	00000	-		419	421	482	487	499	504	547	550	552	560	563	565	605	608	
					610	620	622	629	632	634	644	646	708	713	725	730	814	816	
					817	818	819	820	821	832	834	835	836	837	838	839	014	010	
FPR1	U	000001	1	153	323	325	336	338	381	383	395	405	407	419	483	500	548	550	
LIVI	U	000001		100	561	563	606	608	620	630	632	644	709	726	814	816	817	818	
															014	910	01/	010	
-DD10	11	00000	1	160	819	820	821	832	834	835	836	837	838	839					
FPR10	U	00000A	1	162															
FPR11	U	00000B	1	163															
PR12	U	00000C	1	164															
PR13	U	00000D	1	165															
PR14	U	00000E	1	166															
PR15	U	00000F	1	167															
PR2	U	000002	1	154	324	325	328	337	338	341	382	383	386	395	406	407	410	419	
					484	488	501	505	549	550	553	562	563	566	607	608	611	620	
					631 821	632 832	635 834	644 835	710 836	714 837	727 838	731 839	814	816	817	818	819	820	
PR3	U	000003	1	155	021	032	0.54	000	0.50	00/	0.00	0 0 9							
PR4		000003	1																
	U			156 157															
PR5	U	000005	1	157															
PR6	U	000006	1	158															
PR7	U	000007	1	159															
PR8	U	000008	1	160															
PR9	U	000009	1	161															
GOODPSW	Χ	0002D0	8	253	250														
ELPERS		024C00			170														

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	FNCES													
EXTRTAB	U	024D78	16	4955	4796 4932	4800	4804	4808	4812	4888	4892	4896	4900	4904	4916	4920	4924	4928	
MAGE	1	000000	151500	0															
3FPCT	U	000026	1	1477	291														
BFPFLGS	U	00AC00	1	1561	294	5040													
BFPFLGS_GOOD	U	021C80	1	4400	4477	5041													
BFPFLGS_NUM	U	000026	1	4477	5042														
BFPIN	F	000BF0	4	1339	1477	292													
BFPINRM	F	000E50	4	1490	1527	298													
BFPNFCT	U	000020	1	1328	285														
BFPNFFL	U	001700	1	1543	288	5012													
BFPNFFL_GOOD	U	00DC00	1	1808	1841	5013													
BFPNFFL_NUM	U	000010	1	1841	5014														
BFPNFIN	F	0009F0	4	1217	1328	286													
BFPNFOT	U	001300	1	1541	287	5008													
BFPNFOT GOOD	U	00CC00	1	1676	1805	5009													
BFPNFOT NUM	Ü	000040	1	1805	5010	•													
BFPOUT	Ü	00B000	_ 1	1563	293	5044													
BFPOUT GOOD	Ŭ	022600	$\bar{1}$	4480	4785	5045													
BFPOUT NUM	Ü	000098	_ 1	4785	5046														
BFPRMCT	Ü	00000C	1	1527	297														
BFPRMO	Ü	005000	1	1551	299	5024													
BFPRMOF	Ü	009000	1	1553	300	5024													
BFPRMOF GOOD	Ü	01DC00	1	3872	4161	5029													
BFPRMOF NUM	Ü	000090	1	4161	5030	3023													
BFPRMO GOOD	Ü	014C00	1	2716	3869	5025													
BFPRMO_GOOD BFPRMO NUM		000240	1	3869	5026	3023													
	Ų		_																
ONGF	F	00033C	4	290	237														
ONGNF	F	00032C	4	284	235	4075	4000	4026											
SG	1	024E7A	4	4962	4816	4875	4908	4936											
SGCMD	C	024EC2	9	4988	4975	4976	4067												
SGMSG	<u>C</u>	024ECB	95	4989	4969	4986	4967												
SGMVC	Ī	024EBC	6	4986															
SGOK	I	024E90	2	4971	4968														
SGRET	I	024EAA	4	4982	4979														
SGSAVE	F	024EB0	4	4985	4965	4982													
CINTCD	Н	00008E	2	183	200	4794													
CNOTDTA	I	00020C	4	204	201														
COLDPSW	U	000150	1	185	202	4798	4802	4806	4810										
GMCK	Н	024C00	2	4793	206														
GMCOMMA	C	024C76	1	4823	4795														
GMPSW	С	024C7C	36	4825	4798	4799	4800	4802	4803	4804	4806	4807	4808	4810	4811	4812			
ROGCHK	Н	000200	2	199	191														
ROGCODE	С	024C72	4	4822	4794	4796													
ROGMSG	C	024C5E	66	4820	4814	4815													
ROGPSW	Ď	000228	8	212	211														
0	Ū	000000	1	133	204	207	224	226	330	331	332	343	344	345	388	389	390	399	ł
			_		400	401	412	413	414	423	424	425	490	491	492	507	508	509	
					555	556	557	568	569	570	613	614	615	624	625	626	637	638	
					639	648	649	650	716	717	718	733	734	735	4814	4867	4873	4906	
					4934	4938	4962	4965	4967	4969	4971	4982	/ 54	, , ,	-01 <del>4</del>	<del>-</del> 507	70/J	7700	
1	U	000001	1	134	463	472	480	481	4967	4969	4971	4982	502	503	687	696	697	698	!
<b>_</b>	U	OGGGGT	1	134	706	707	711	712	723	724	728	729	4815	4836	4840	4842	4874	4907	
					4935	4976	4986	/ 1 2	125	/ 24	120	129	4010	4030	4040	4042	40/4	470/	
					4777	47/0	4700												
10	U	00000A	1	143	228	230	232	235	237	239	315	316	373	374	459	460	540	541	

<b>-</b> ,																		
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
11	U	00000B	1	144	470	205	246	240	250	277	424	4.5.4	F 2 4	<b>5</b> 4 4		600	655	600
12	U	00000C	1	145	170 750	205	246	319	350	377	431	464	524	544	575	602	655	688
13	U	00000D	1	146	206	229	231	233	236	238	240	247	318	351	376	432	462	526
1.4		000005	1	1 1 7	543	576	601	656	686	752	4818	4846						
R14 R15	U U	00000E 00000F	1 1	147 148	209 169	210 204	248 207	249										
2	U	000001	1	135	315	317	350	373	375	431	459	461	524	540	542	575	598	600
	Ū	000002	-	133	655	683	685	750	4816	4837	4843	4875	4908	4936	4963	4965	4971	4972
					4973	4975	4982	4983										
13	U	000003	1	136	315	322	323	335	336	347	373	380	381	404	405	428	459	482
					483	499	500	523	540	547	548	560	561	572	598	605	606	629
1		000004	1	127	630 474	652	683	708	709	725	726	749	4838	4843	1057	4070	1010	4022
4	U	000004	1	137	4926	485 4930	502	514	700	711	728	740	4840	4855	4857	4879	4918	4922
R5	U	000005	1	138	466	472	480	497	518	690	696	706	723	744	4855	4858	4867	4872
- <del>-</del>	<b>J</b>		-		4880	4881	4890	4894	4898	4902	4938	. 55	, _ 5	, , ,	. 5 5 5	.000	.00,	
R6	U	000006	1	139	475	514	701	740	4840	4859								
R7	U	000007	1	140	316	327	328	340	341	348	374	385	386	397	409	410	421	429
					460	487	488	504	505	511	541	552	553	565	566	573	599	610
10		00000	1	1 1 1	611	622	634	635	646	653	684	713	714	730	731	737	4841	4861
8	U	000008	1	141	316 425	329 430	332 460	342 489	345 492	349 506	374 509	387 512	390 541	398 554	401 557	411 567	414 570	422 574
					599	612	615	623	626	636	639	647	650	654	684	715	718	732
					735	738	4853	4859	020	030	033	0.17	030	031	00.	, 13	, 10	, 32
19	U	000009	1	142	467	518	691	744										
MLONGS	F	00034C	4	296	239													
RMSHORTS	F	00031C	4	278	232													
SAVERØR5	F	024E50	4	4953	4867	4938												
SAVEREGS	F	00023C 00002B	4	214 1154	204 273	207												
BBFPCT BBFPFLGS	U	00002B	1	1558	275	5036												
SBFPFLGS_GOOD	Ü	021300	1	4320	4397	5037												
BFPFLGS_NUM	Ŭ	000026	ī	4397	5038	3037												
BFPIN	F	000838	4	997	1154	274												
BFPINRM	F	000990	4	1167	1192	280												
BFPNFCT	U	000020	1	986	267													
BFPNFFL	U	001200	1	1538	270	5004												
BFPNFFL_GOOD	U	00C800	1	1640	1673	5005												
BFPNFFL_NUM BFPNFIN	U	000010 000738	1 4	1673 870	5006 986	268												
BFPNFOT	U	001000	4	1536	269	5000												
BFPNFOT GOOD	Ü	00C000	1	1572	1637	5000												
BFPNFOT NUM	Ŭ	000020	ī	1637	5002	3001												
BFPOUT	Ū	00A000	1	1556	275	5032												
BFPOUT_GOOD	U	020000	1	4164	4317	5033												
BFPOUT_NUM	U	00004C	1	4317	5034													
BFPRMCT	U	00000C	1	1192	279	E046												
BFPRMO	U	002000	1	1546	281	5016												
BFPRMOF COOD	U	004000	1	1548	282 2713	5020												
BFPRMOF_GOOD BFPRMOF_NUM	U U	012800 000090	1 1	2424 2713	2/13 5022	5021												
BFPRMO GOOD	U	00E000	1	1844	2421	5017												
BEPRMO NUM	U	000120	1	2421	5018	5017												
HORTF	F	000120 00030C	4	272	230													
HORTNF	F	0002FC	4	266	228													

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
000	–	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,																
ART	Н	000280	2	223	188													
RTLABL	U	000000	1		182	185	187	190	198	1536	1538	1541	1543	1546	1548	1551	1553	1556
					1558	1561	1563	1570										
RIFAIL	I	024CDA	4	4867	4856													
RIFLEN	U	00000C	1		4837													
RIFTAB	F	024F2C		4999	5048	4836												
RIFY	Ī	024CC2		4853	4841													
RINEXT	Ī	024CCE		4857														
RISUB	Ĥ	024CA0	2		247													
NTGOT	C	024E10	6			4913												
L2(L'MSGMSG)	R	024FBE	2			<del>-</del> 713												
L6'Got: '	C	024FC6		5054														
L6'Want: '	C	024FC0		5053														
'0'	Н		2		4003													
U	П	024FBC	2	JOST	4302													

ASMA Ver. 0.2.1 bfp-001-divtoint: Test IEEE Divide To Integer MACRO DEFN REFERENCES	17 Aug 2022 11:47:05 Page	104
lo defined macros		



A Ver. 0.2.1 btp-001-di	vtoint: Test IEEE Divide To Integer	17 Aug 2022 11:47:05 Page 10
STMT	FILE NAME	
c:\Users\Fish\Documen	ts\Visual Studio 2008\Projects\MyProjects\ASMA-0\bfp-00	01-divtoint\bfp-001-divtoint.asm
NO ERRORS FOUND **		