2	OBJECT CODE	ADDR1	ADDR2	STMT	
					**********************
				2 <sup>*</sup>	• • • • • • • • • • • • • • • • • • •
				_	Testcase IEEE CONVERT FROM LOGICAL 32
				5 *	Test case capability includes ieee exceptions trappable and otherwise.
				6 *	, , ,
				7 *	Fixed does not set the condition code.)
				8 * 9 *	
				10 *	********
				11 *	
				12 *	********
				13 *	
				14 * 15 *	$oldsymbol{\sigma}$
				16 *	
				17 *	
				18 *	
				19 *	**********************
				21 *	********************
				22 *	
				23 *	
				24 *	
				25 * 26 *	
				27 *	
				28 *	
					Copyright 2016 by Stephen R Orso.
					Runtest *Compare dependency removed by Fish on 2022-08-16
				31 *	PADCSECT macro/usage removed by Fish on 2022-08-16
					Redistribution and use in source and binary forms, with or without
				34 *	modification, are permitted provided that the following conditions
					are met:
				36 * 37 *	1. Redistributions of source code must retain the above copyright
				38 *	
				39 *	
				40 *	2. Redistributions in binary form must reproduce the above copyright
				41 * 42 *	
				42 * 43 *	
				44 *	alser ibucton.
				45 *	3. The name of the author may not be used to endorse or promote
				46 *	
				47 * 48 *	permission.
					DISCLAMER: THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER "AS IS"
					AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
				51 *	THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
					PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
					HOLDER BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
					EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
					INDUSTRICT OF SUBSTITUTE GOODS ON SERVICES, EUSS OF USE, DATA, OR

```
2
ASMA Ver. 0.2.1 bfp-008-cvtfrlog: Test IEEE Convert From Fixed (uint-32)
                                                                                                17 Aug 2022 12:14:53 Page
 LOC
            OBJECT CODE
                             ADDR1
                                       ADDR2
                                                STMT
                                                  57 * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
                                                  58 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
                                                  59 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
                                                  60 *
                                                  61 ***********************
                                                  64 *
                                                  65 * Tests the following three conversion instructions
                                                        CONVERT FROM LOGICAL (32 to short BFP, RRF-e)
                                                        CONVERT FROM LOGICAL (32 to long BFP, RRF-e)
                                                  68 *
                                                        CONVERT FROM LOGICAL (32 to extended BFP, RRF-e)
                                                  69 *
                                                  70 * Test data is compiled into this program. The test script that runs
                                                  71 * this program can provide alternative test data through Hercules R
                                                  72 * commands.
                                                  73 *
                                                  74 * Test Case Order
                                                  75 * 1) Uint-32 to Short BFP
                                                  76 * 2) Uint-32 to Short BFP with all rounding modes
                                                  77 * 3) Uint-32 to Long BFP
                                                  78 * 4) Uint-32 to Extended BFP
                                                  79 *
                                                  80 * Conversion of uint-32 to long or extended is always exact because the
                                                  81 * number of bits in uint-32 is less than the number of bits in a long
                                                  82 * or extended significand. For this reason, exhaustive rounding
                                                  83 * testing is not performed for long or extended.
                                                  84 *
                                                  85 * Provided test data is
                                                  86 *
                                                            1, 2, 4, 9,
                                                  87 *
                                                            4 294 967 294 (0xFFFFFFFE) (note 1)
                                                  88 *
                                                            4 294 967 040 (0xFFFFFF00) (note 2)
                                                  89 *
                                                            4 294 967 168 (0xFFFFFF40) (note 3)
                                                  90 *
                                                        The last three values will trigger inexact exceptions when
                                                  91 *
                                                        converted to to short BFP and are used for exhaustive rounding mode
                                                  92 *
                                                        testing for short BFP. Specifics for each:
                                                  93 *
                                                        1) Fits in short BFP but always results in loss of precision.
                                                  94 *
                                                            Always reports incremented on trappable inexact.
                                                  95 *
                                                         2) Fits in short BFP with no loss of precision.
                                                  96 *
                                                        3) Fits in short BFP, always reports inexact, and sometimes
                                                  97 *
                                                            incremented depending on rounding mode.
                                                  98 *
                                                  99 * Also tests the following floating point support instructions
                                                 100 *
                                                        LOAD (Short)
                                                 101 *
                                                        LOAD (Long)
                                                 102 *
                                                        LOAD FPC
                                                 103 *
                                                        SET BFP ROUNDING MODE 2-BIT
                                                 104 *
                                                        SET BFP ROUNDING MODE 3-BIT
                                                 105 *
                                                        STORE (Short)
                                                 106 *
                                                        STORE (Long)
                                                 107 *
                                                        STORE FPC
                                                 108 *
                                                 109 ************************
```

Dэ	σA	
га	<u> </u>	

	·	tfrlog: Test IEEE Co		om rixed (dine	-32)	17 Aug 2022 12:14:53 Page	
LOC	OBJECT CODE	ADDR1 ADDR2	STMT				
					******	************	
			302		22 to short	BFP format using every rounding mode.	
						rated for each input. A 48-byte test result	
			305	* section is u		esults sets aligned on a quad-double word.	
			306		un tosts uso	rounding modes specified in the FPCR with	
						n supressed. SRNM (2-bit) is used for the	
			309	* first two FP	CR-controlled	tests and SRNMB (3-bit) is used for the	
			310 311		get full cove	rage of that instruction pair.	
					results use	instruction-specified rounding modes.	
			313	*		· · · · · · · · · · · · · · · · · · ·	
						(0 for RNTE) is not tested in this section; ult rounding mode. RNTE is tested	
						mode in this section.	
			317	*	J		
			318	*****	******	**************	
000036E		000000		CELFBRA LM	R2,R3,0(R10)		
0000372 0000376	9878 A008 1222	000000	321 322	LM LTR	R7,R8,8(R10) R2,R2	Get address of result area and flag area. Any test cases?	
0000378			323	BZR	R13	No, return to caller	
000037A	0DC0		324		R12,0	Set top of loop	
aaaa37C	5810 3000	000000	325 00 326	* L	R1,0(,R3)	Get integer test value	
0000376	3010 3000	000000	327		NI,0(,NJ)	det integer test value	
					sing rounding	mode specified in the FPCR	
0000380	B29D F2E4	0000021	329 4 330		FPCREGNT	Set exceptions non-trappable, clear flags	
0000384	B299 0001	0000000		SRNM	1	SET FPCR to RZ, towards zero.	
0000388		000000	332	CELFB	R FPR8,0,R1,B	'0100' FPCR ctl'd rounding, inexact masked	
	7080 7000 B29C 8000	000000 000000			6(R8)	) Store short BFP result Store resulting FPCR flags and DXC	
0000330	5250 0000		335	*	•	store resulting trent rings and she	
0000394		0000021			FPCREGNT	Set exceptions non-trappable, clear flags	
0000398 000039C	B299 0002 B390 0481	000000	337 338	SRNM CELER		SET FPCR to RP, to +infinity '0100' FPCR ctl'd rounding, inexact masked	
00003A0	7080 7004	000000				) Store short BFP result	
00003A4	B29C 8004	000000			1*4(R8)	Store resulting FPCR flags and DXC	
00003A8	B29D F2E4	0000021	341 4 342		FPCREGNT	Set exceptions non-trappable, clear flags	
00003AC		0000000		SRNMB	3	SET FPCR to RM, to -infinity	
00003B0	B390 0481	000000	344			'0100' FPCR ctl'd rounding, inexact masked	
00003B4 00003B8		000000 000000			FPR8,2*4(,R/ 2*4(R8)	<pre>) Store short BFP result   Store resulting FPCR flags and DXC</pre>	
		000000	347		_ '('\0')	state i cautering i i en i ruga unu bic	
00003BC		0000021			FPCREGNT		
00003C0 00003C4	B2B8 0007 B390 0481	000000	349 350	SRNMB CELFB		RFS, Prepare for Shorter Precision '0100' FPCR ctl'd rounding, inexact masked	
	7080 700C	000000	C 351			) Store short BFP result	
00003CC	B29C 800C	000000			3*4(R8)	Store resulting FPCR flags and DXC	
			353 354		sing rounding	mode specified in the instruction M3 field	
			355		Jane Loundaing	mode specified in the instruction is ricid	

ASMA Ver.	0.2.1 bfp-008-cvt	frlog: Test	IEEE Conv	ert From Fixed	(uint-	-32)	17 Aug 2022 12:14:53 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000003D0	B29D F2E4		000002E4	356		FPCREGNT	Set exceptions non-trappable, clear flags	
000003D4	B390 1081			357			0000' RNTA, to nearest, ties away	
00003D8	7080 7010		00000010	358	STE		Store short BFP result	
000003DC	B29C 8010		00000010	359 360 *		4*4(R8)	Store resulting FPCR flags and DXC	
00003E0	B29D F2E4		000002E4	361		FPCREGNT	Set exceptions non-trappable, clear flags	
00003E4	B390 3081			362			0000' RFS, prepare for shorter precision	
00003E8	7080 7014		00000014	363	STE		Store short BFP result	
00003EC	B29C 8014		00000014	364 365 *	STFPC	5*4(R8)	Store resulting FPCR flags and DXC	
00003F0	B29D F2E4		000002E4	366		FPCREGNT	Set exceptions non-trappable, clear flags	
00003F4	B390 4081			367	CELFBF		0000' RNTE, to nearest, ties to even	
00003F8	7080 7018		00000018	368	STE		Store short BFP result	
00003FC	B29C 8018		00000018	369	STFPC	6*4(R8)	Store resulting FPCR flags and DXC	
0000400	B29D F2E4		000002E4	370 * 371	LEDC	FPCREGNT	Set exceptions non-trappable, clear flags	
0000404	B390 5081		00000264	372			0000' RZ, toward zero	
	7080 701C		0000001C	373	STE	FDRS 7*11 R7	Store short BFP result	
000040C	B29C 801C		0000001C	374		7*4(R8)	Store resulting FPCR flags and DXC	
7000100	5250 0010		0000010	375 *	31116	, , (1.0)	Store resulting from rings and she	
0000410	B29D F2E4		000002E4	376		FPCREGNT	Set exceptions non-trappable, clear flags	
0000414	B390 6081			377		R FPR8,6,R1,B'	0000' RP, to +inf	
	7080 7020		00000020	378	STE		Store short BFP result	
000041C	B29C 8020		00000020	379 380 *	STFPC	8*4(R8)	Store resulting FPCR flags and DXC	
0000420	B29D F2E4		000002E4	381		FPCREGNT	Set exceptions non-trappable, clear flags	
0000424	B390 7081			382			0000' RM, to -inf	
0000428	7080 7024		00000024	383	STE		Store short BFP result	
000042C	B29C 8024		00000024	384	STFPC	9*4(R8)	Store resulting FPCR flags and DXC	
				385 *				
0000430	4130 3004		00000004	386	LA	R3,4(,R3)	Point to next input values	
	4170 7030		00000030	387		R7,12*4(,R7)	Point to next short BFP converted values	
	4180 8030		00000030	388	LA	R8,12*4(,R8)	Point to next FPCR/CC result area	
	062C			389		R2,R12	Convert next input value.	
000043E	07FD			390	BR	R13	All converted; return.	

BR

R13

All converted; return.

458

000004CA 07FD

```
ASMA Ver. 0.2.1 bfp-008-cvtfrlog: Test IEEE Convert From Fixed (uint-32)
                                                                                             17 Aug 2022 12:14:53 Page
                                                                                                                          14
 LOC
            OBJECT CODE
                             ADDR1
                                      ADDR2
                                              STMT
                                                511 ******************
                                                                                   ***********
                                                512 *
                                                                       EXPECTED results
                                                514 *
                                                               STRTLABL+X'4000'
000004E4
                           000004E4 00004000
                                               515
                                                            ORG
                                                                                   (past end of actual results)
                                                516 *
                                               517 SBFPOUT GOOD EOU *
                            00004000 00000001
                                               518 DC CL48'CELFBR result pairs 1-2'
         C3C5D3C6 C2D94099
00004000
00004030
         3F800000 3F800000
                                               519 DC XL16'3F8000003F8000004000000400000000'
00004040 C3C5D3C6 C2D94099
                                               520 DC CL48'CELFBR result pairs 3-4'
        40800000 40800000
                                               521 DC XL16'40800000408000004F8000004F800000'
00004070
         C3C5D3C6 C2D94099
                                               522 DC CL48'CELFBR result pairs 5-6'
00004080
000040B0 4F7FFFF 4F7FFFF
                                               523 DC XL16'4F7FFFFF4F7FFFF4F8000004F800000'
                            00000003 00000001
                                               524 SBFPOUT NUM EQU (*-SBFPOUT GOOD)/64
                                               525 *
                                               526 *
                            000040C0 00000001
                                               527 SBFPFLGS GOOD EOU *
000040C0 C3C5D3C6 C2D940C6
                                               528 DC CL48'CELFBR FPC pairs 1-2'
000040F0
         00000000 F8000000
                                               529 DC XL16'00000000F80000000000000F8000000'
00004100 C3C5D3C6 C2D940C6
                                               530 DC CL48'CELFBR FPC pairs 3-4'
00004130 00000000 F8000000
                                               531 DC XL16'00000000F800000000080000F8000C00'
00004140 C3C5D3C6 C2D940C6
                                               532 DC CL48'CELFBR FPC pairs 5-6
00004170 00000000 F8000000
                                                533 DC XL16'00000000F8000000000080000F8000C00'
                                               534 SBFPFLGS_NUM EQU (*-SBFPFLGS_GOOD)/64
                            00000003 00000001
                                               535
                                               536 *
                            00004180 00000001
                                               537 SBFPRMO GOOD EQU *
00004180
         C3C5D3C6 C2D94094
                                               538 DC CL48'CELFBR maxint-32 result FPC modes 1-3, 7'
000041B0 4F7FFFF 4F800000
                                               539 DC XL16'4F7FFFFF4F8000004F7FFFFF4F7FFFFF'
                                                   DC CL48'CELFBR maxint-32 result M3 modes 1, 3-5'
000041C0
         C3C5D3C6 C2D94094
000041F0 4F800000 4F7FFFF
                                                    DC XL16'4F8000004F7FFFFF4F8000004F7FFFFF'
00004200 C3C5D3C6 C2D94094
                                               542 DC CL48'CELFBR maxint-32 result M3 modes 6, 7'
00004230 4F800000 4F7FFFF
                                               543 DC XL16'4F8000004F7FFFF000000000000000000000
00004240 C3C5D3C6 C2D940F0
                                               544 DC CL48'CELFBR 0xFFFFFF00 result FPC modes 1-3, 7'
00004270 4F7FFFF 4F7FFFF
                                               545 DC XL16'4F7FFFFF4F7FFFF4F7FFFFFF'
00004280 C3C5D3C6 C2D940F0
                                               546 DC CL48'CELFBR 0xFFFFFF00 result M3 modes 1, 3-5'
000042B0 4F7FFFF 4F7FFFF
                                               547 DC XL16'4F7FFFFF4F7FFFF4F7FFFFFF'
         C3C5D3C6 C2D940F0
                                               548 DC CL48'CELFBR 0xFFFFFF00 result M3 modes 6, 7'
000042C0
000042F0 4F7FFFF 4F7FFFF
                                               549 DC XL16'4F7FFFFF4F7FFFF000000000000000000000
00004300 C3C5D3C6 C2D940F0
                                               550 DC CL48'CELFBR 0xFFFFFF40 result FPC modes 1-3, 7'
00004330 4F7FFFF 4F800000
                                               551 DC XL16'4F7FFFFF4F8000004F7FFFFF4F7FFFFF'
00004340 C3C5D3C6 C2D940F0
                                               552 DC CL48'CELFBR 0xFFFFFF40 result M3 modes 1, 3-5
00004370 4F800000 4F7FFFF
                                               553 DC XL16'4F8000004F7FFFFF4F8000004F7FFFFF'
00004380 C3C5D3C6 C2D940F0
                                               554 DC CL48'CELFBR 0xFFFFFF40 result M3 modes 6, 7'
000043B0 4F800000 4F7FFFF
                                                555 DC XL16'4F8000004F7FFFF00000000000000000
                            00000009
                                     00000001
                                               556 SBFPRMO NUM EQU (*-SBFPRMO GOOD)/64
                                               557
                                                558 *
                            000043C0 00000001
                                               559 SBFPRMOF GOOD EQU *
000043C0 C3C5D3C6 C2D94094
                                               560 DC CL48'CELFBR maxint-32 FPC modes 1-3, 7 FPCR'
000043F0
         00000001 00000002
                                                    DC XL16'00000001000000020000000300000007'
00004400
         C3C5D3C6 C2D94094
                                               562
                                                    DC CL48'CELFBR maxint-32 M3 modes 1, 3-5 FPCR'
                                                    DC XL16'0008000000080000008000000080000'
         00080000 00080000
00004430
                                               563
                                                   DC CL48'CELFBR maxint-32 M3 modes 5-7'
00004440
         C3C5D3C6 C2D94094
00004470
        00080000 00080000
                                               00004480
        C3C5D3C6 C2D940F0
                                                   DC CL48'CELFBR 0xFFFFFF00 FPC modes 1-3, 7 FPCR'
```

SMA Ver.	0.2.1 b	fp-008-c	vtfrlog: Test	IEEE Conv	ert From Fixed	(uint	-32)	17 Aug 2022 12:14:53 Page	19
LOC	ОВЈЕС	T CODE	ADDR1	ADDR2	STMT				
					720 ******	*****	*******	************	
					721 *	****	Report the	e failure ***************	
					/22 ******	*****	*****	***********	
	9005 C25			00004E50	724 VERIFAIL	STM	R0,R5,SAVER0R5	Save registers	
0004CDE	92FF C27	8		00004E78	725 726 *	MVI	FAILFLAG,X'FF'	Remember verification failure	
					726 ** 727 **	First	, show them the d	description	
					728 *				
	D22F C1E		00004DE0	00000000 00000044	729 730	MVC	FAILDESC, 0(R5)	Save results/test description	
	4100 004 4110 C1C			0000044 00004DCC	731	LA LA	R0,L'FAILMSG1 R1,FAILMSG1	<pre>R0 &lt;== length of message R1&gt; the message text itself</pre>	
	4520 C27			00004E7A	732	BAL	R2,MSG	Go display this message	
					733 * 734 **	Savo	addmoss of actual	l and expected results	
					735 *	Save	address of actual	i and expected results	
	5040 C24			00004E4C	736	ST	R4,AACTUAL	Save A(actual results)	
	4150 503 5050 C24			00000030 00004E48	737 738	LA ST	R5,48(,R5) R5,AEXPECT	R5 ==> expected results Save A(expected results)	
0004C1 C	3030 C24	0		00004140	739 *	31	NJ, ALAFLUI	Save A(expected results)	
					740 **	Forma	t and show them t	the EXPECTED ("Want") results	
0004D00	D205 C21	a C398	00004E10	00004F90	741 * 742	MVC	WANTGOT,=CL6'War	n+• '	
	F384 C21		00004E16	00004F30	743	UNPK		DR+1),AEXPECT(L'AEXPECT+1)	
	9240 C21		00004546	00004E1E	744	MVI	BLANKEQ,C''		
0004D10	DC07 C21	6 C1/8	00004E16	00004D78	745	TR	FAILADR, HEXTRTAE	В	
00004D16	F384 C22	1 5000	00004E21	00000000	747	UNPK	FAILVALS+(0*9)(9	9),(0*4)(5,R5)	
	9240 C22		00004534	00004E29	748	MVI	FAILVALS+(0*9)+8		
0004D20	DC07 C22	1 (1/8	00004E21	00004D78	749	TR	FAILVALS+(0*9)(8	S), HEXIKIAB	
0004D26	F384 C22	A 5004	00004E2A	00000004	751		FAILVALS+(1*9)(9		
			00004534	00004E32	752 753	MVI	FAILVALS+(1*9)+8		
0004D30	DC07 C22	A C1/8	00004E2A	00004D78	753	TR	FAILVALS+(1*9)(8	S), HEXIKIAB	
	F384 C23		00004E33	00000008	755	UNPK	FAILVALS+(2*9)(9		
			00004522	00004E3B	756 757	MVI	FAILVALS+(2*9)+8		
0004D40	DC07 C23	3 C1/8	00004E33	00004D78	757	TR	FAILVALS+(2*9)(8	S), HEXIKIAB	
	F384 C23		00004E3C		759	UNPK	FAILVALS+(3*9)(9		
			00001520	00004E44	760 761	MVI	FAILVALS+(3*9)+8 FAILVALS+(3*9)(8		
WCU4030	DC07 C23	C C1/8	00004E3C	00004D78	761	TR	LATENALD+(D.A)(Q	O), MEXIKIAD	
	4100 003			00000035	763	LA	R0,L'FAILMSG2	R0 <== length of message	
				00004E10	764 765	LA	R1,FAILMSG2	R1> the message text itself	
0004D5E	4520 C2/	H		00004E7A	765	BAL	R2,MSG	Go display this message	

812 HEXTRTAB EOU

813 FAILFLAG DC

00004D78 00000010

00004E78 00

CHARHEX-X'F0'

X'00'

Hexadecimal translation table

FF = Fail, 00 = Success

SMA Ver.	0.2.1 bfp-008-cvtf	rlog: Test	IEEE Conv	ert From Fixed	(uint	-32)	17 Aug 2022 12:14:53 Page 21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				815 ******* 816 * 817 *****	Issue	HERCULES MESSAGE poin	**************************************
0004E7A 0004E7E			00004F8C	819 MSG 820	CH BNHR	R0,=H'0' R2	Do we even HAVE a message? No, ignore
0004E80	9002 C2B0		00004EB0	822	STM	R0,R2,MSGSAVE	Save registers
0004E84 0004E88 0004E8C	4900 C38E 47D0 C290 4100 005F		00004F8E 00004E90 0000005F	824 825 826	CH BNH LA	R0,=AL2(L'MSGMSG) MSGOK R0,L'MSGMSG	Message length within limits? Yes, continue No, set to maximum
	1820			828 MSGOK	LR	R2,R0	Copy length to work register
0004E92 0004E94	0620 4420 C2BC		00004EBC	829 830	BCTR EX	R2,0 R2,MSGMVC	Minus-1 for execute Copy message to O/P buffer
0004E98 0004E9C	4120 200A 4110 C2C2		0000000A 00004EC2	832 833	LA LA	R2,1+L'MSGCMD(,R2) R1,MSGCMD	Calculate true command length Point to true command
0004EA0 0004EA4 0004EA8	83120008 4780 C2AA 0000		00004EAA	835 836 837	DC BZ DC	X'83',X'12',X'0008' MSGRET H'0'	Issue Hercules Diagnose X'008' Return if successful CRASH for debugging purposes
0004EAA 0004EAE	9802 C2B0 07F2		00004EB0	839 MSGRET 840	LM BR	R0,R2,MSGSAVE R2	Restore registers Return to caller
0004EB0 0004EBC	00000000 00000000 D200 C2CB 1000	00004ECB	00000000	842 MSGSAVE 843 MSGMVC	DC MVC	3F'0' MSGMSG(0),0(R1)	Registers save area Executed instruction
0004EC2 0004ECB	D4E2C7D5 D6C8405C 40404040 40404040			845 MSGCMD 846 MSGMSG	DC DC	C'MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

MA VEIT.	0.2.1 bfp-008-cv	ttriog: les	t leee Cor	vert from f	ixea (uint	-32)	17 Aug 2022 12:14:53	Page	23
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
04F8C				891	END				
04F8C	0000			892		=H'0'			
04F8E	005F			893		=AL2(L'MSGMSG) =CL6'Want: '			
104F96 104F96	E68195A3 7A40 C796A37A 4040			894 895		=CL6 want: =CL6'Got: '			
01130	C750N377 1010			033		220 000.			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFE	RENCE	S														
A C T     A	_	004546	4	900	726	771															
ACTUAL	F	004E4C	4	809	736	771															
EXPECT	F	004E48	4	808	738	743															
HELPERS	Α	00027C	4	200	190	227															
FPCVTFL	J	000000	20380	116																	
LANKEQ	С	004E1E	3	805	744	772															
DLFBR	Ĭ	000440	4	402	218																
ELFBR	Ī	00032C	4	278	213																
ELFBRA	I	00036E	4	320	215																
HARHEX	C	004E68	16	811	812																
ΓLR0	F	0002E0	4	237	208	209	210														
(LFBR	I	000482	4	435	221																
(TDS	F	00030C	4	259	220																
AIL	'T	000238	4	198	704																
						745	771	772													
AILADR	C	004E16	8	804	743	745	771	113													
AILDESC	С	004DE0	48	800	729																
AILFLAG	X	004E78	1	813	702	725															
AILMSG1	C	004DCC	68	798	730	731															
ILMSG2	Č	004E10	53	802	763	764	791	792													
AILPSW		004L10	8	235	198	, 0 +	, , , ,	, , , _													
	X					740	740	754	753	753	755	756	757	750	760	761	775	776	777	770	700
AILVALS	С	004E21	36	806	747	748	749	751	752	753	755	/56	/5/	/59	760	/6I	//5	//6	///	//9	180
					781	783	784	785	787	788	789										
PCREGNT	Χ	0002E4	4	238	285	330	336	342	348	356	361	366	371	376	381	409	442				
PCREGTR	Χ	0002E8	4	239	290	414	448														
PRØ	Ü	000000	1	137																	
PR1	Ü	000001	1	138																	
					445	454															
PR10	U	00000A	1	147	445	451															
PR11	U	00000B	1	148																	
PR12	U	00000C	1	149																	
PR13	U	00000D	1	150																	
PR14	Ü	00000E	1	151																	
PR15	U	00000F	1	152																	
PR2	U	000002	1	139																	
PR3	U	000003	1	140																	
PR4	U	000004	1	141																	
PR5	Ū	000005	1	142																	
PR6	Ü	000006	1	143																	
PR7	U	000007	1	144																	
PR8	U	000008	1	145	286	287	291	292		333	338	339	344	345	350	351		358	362	363	367
					368	372	373	377	378	382	383	410	411	415	416	443	444	449	450		
PR9	U	000009	1	146																	
OODPSW	X	0002C0	8	234	231																
					155	200															
ELPERS	Н	004C00	2	644		200	C C 1	C C F	660	745	740	753	757	761	772	777	701	705	700		
EXTRTAB	Ų	004D78	16	812	653	65/	661	665	669	/45	749	/53	/5/	/61	773	///	/81	/85	/89		
1AGE	1	000000	20380	0																	
NTCOUNT	U	000018	1	481	248	254	260														
NTIN	F	0004CC	4	469	481	249	255	261													
ITINRM	E	0004CC	4	473	482	266		_01													
	1					200															
ITRMCT	U	00000C	1	482	265	0 = =															
BFPFLGS	U	002100	1	502	257	877															
BFPFLGS_GOOD	U	004780	1	597	604	878															
SFPFLGS NUM	U	000003	1	604	879																
BFPOUT	Ŭ	002000	1	500	256	873															
	_		_																		
BFPOUT_GOOD	U	004600	1	581	594	874															
BFPOUT_NUM	U	000006	1	594	875																
ONGS	F	0002FC	4	253	217																
SG .	I	004E7A	4	819		732	765	700													

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFE	RENCE	S														
SCCMD	C	004EC2	0	045	022	022															
SGCMD	C		9	845	832	833	004														
SGMSG	С	004ECB	95	846	826	843	824														
SGMVC	I	004EBC	6	843	830																
SGOK	I	004E90	2	828	825																
SGRET	I	004EAA	4	839	836																
SGSAVE	F	004EB0	4	842	822	839															
CINTCD		004EB0		168	185	651															
	H		2			021															
CNOTDTA	I	00020C	4	189	186																
COLDPSW	U	000150	1	170	187	655	659	663	667												
GMCK	Н	004C00	2	650	191																
GMCOMMA	C	004C76	1	680	652																
GMPSW	С	004C7C	36	682	655	656	657	659	660	661	663	664	665	667	668	669					
ROGCHK	H	000200	2	184	176	050	037	033	000	001	005	00.	003	007	000	003					
		000200 004C72				653															
ROGCODE	C		4	679	651																
ROGMSG	C	004C5E	66	677	671	672															
ROGPSW	D	000228	8	197	196																
0	U	000000	1	118	189	192	208	210	671	724	730	763	791	795	819	822	824	826	828	839	
1	U	000001	1	119	284	286	291	326	332	338	344	350	357	362	367	372	377	382	408	410	415
			_		441	443	449	672	693	697	699	731	764	792	833	843					
10	U	00000A	1	128	212	214	217	220	278	279	320	321	402	403	435	436					
			_		212	214	21/	220	2/0	213	320	221	402	403	433	430					
11	U	00000B	1	129	4	400			200	224	200	406	400	420	4						
12	U	00000C	1	130	155	190	227	282	298	324	389	406	422	439	457						
13	U	00000D	1	131	191	213	215	218	221	228	281	299	323	390	405	423	438	458	675	703	
14	U	00000E	1	132	194	195	229	230													
15	U	00000F	1	133	154	189	192														
2	Ü	000002	_ 1	120	278	280	298	320	322	389	402	404	422	435	437	457	673	694	700	732	765
. 2	U	000002		120	793	820	822	828	829	830	832	839	840	700	731	77/	075	024	700	152	703
3		00000		121										425	4.4.4	4 - 4	<b>60 F</b>	700			
.3	U	000003	1	121	278	284	295	320	326	386	402	408	419	435	441	454	695	700			
.4	U	000004	1	122	697	712	714	736	775	779	783	787									
.5	U	000005	1	123	712	715	724	729	737	738	747	751	755	759	795						
.6	U	000006	1	124	697	716															
.7	U	000007	1	125	279	287	292	296	321	333	339	345	351	358	363	368	373	378	383	387	403
. •	· ·	000007	-	123	411	416	420	436	444	445	450	451		698		300	3,3	3,0	303	30,	103
8	U	000008	1	126	279											369	374	270	201	388	403
.0	U	000000	1	126		288	293	297	321	334	340	346		359	304	309	3/4	3/3	384	300	403
_					412	417	421	436	446	452	456	710	716								
.9	U	000009	1	127																	
MSHORTS	Α	00031C	4	265	214																
AVERØR5	F	004E50	4	810	724	795															
AVEREGS	F	00023C	4	199	189	192															
BFPFLGS	ii	001100	1	493	251	861															
	11		1			862															
BFPFLGS_GOOD	U	0040C0	1	527	534	002															
BFPFLGS_NUM	U	000003	1	534	863																
BFPOUT	U	001000	1	491	250	857															
BFPOUT GOOD	U	004000	1	517	524	858															
BFPOUT NUM	Ü	000003	1	524	859																
BFPRMO	II	001200	1	495	267	865															
	11	001500	1																		
BFPRMOF COOP	U		1	497	268	869															
BFPRMOF_GOOD	U	0043C0	1	559	578	870															
BFPRMOF_NUM	U	000009	1	578	871																
BFPRMO GOOD	U	004180	1	537	556	866															
BFPRMO NUM	Ü	000009	1	556	867																
HORTS	Ē	00005 0002EC	1	247	212																
	і Т		<del>'1</del>																		
TART	T	000280	4	208	173	170	170	47-	100	404	400	40-	407	F 0 0	F 0 0	F 0 F	F 0 =	F4 F			
TRTLABL	U	000000	1	117	167	170	1/2	175	183	491	493	495	497	500	502	505	507	515			
ERIFAIL	I	004CDA	4	724	713																
ERIFLEN				889	694																

MA Ver. 0.2.1							(uint-	32)		1/ A	ug 2022	12:14:5	3 Pa	ige	26
SYMBOL	TYPE V	ALUE	LENGTH	DEFN	REFER	ENCES									
RIFTAB RIFY	I 00	04F2C 04CC2	4 2	710		693									
RINEXT RISUB NTGOT	H 00	04CCE 04CA0 04E10	4 2 6	714 688 803	796 228 742	770									
FPFLGS FPFLGS_GOOD	U 06	03200 04B40	1 1	507 635	263 642	885									
FPFLGS_NUM FPOUT GOOD	U 00	00003 03000 04840	1 1 1	642 505 607	262	881 882									
FPOUT_GOOD FPOUT_NUM L2(L'MSGMSG)	U 06 R 06	0000C 04F8E	1 2	632 893	883 824	002									
L6'Got: ' ´ L6'Want: ' '0'	C 06	04F96 04F90 04F8C	6 6 2	895 894 892	742										
<b>V</b>	11 00	J-1 0C	2	072	017										

MA Ver. 0.2.1 bfp-008-cvtfrlog: Test IEEE Convert From Fixed (uint-32)	17 Aug 2022 12:14:53 Page	2
CRO DEFN REFERENCES		
defined macros		

