LOC	OBJECT CODE	ADDR1	ADDR2	3	*Test						
		00000000		3	*Test						
		00000000		3		case mvs	os001:	MVCOS			
		00000000			* Cre	ated and	placed	into the public	domain		
		0000000		4	* 27	JAN 2021	by Bob	Polmanter.			
			00000001	6	RØ	EQU	0	General Pu	rpose Registers		
		00000001	00000001	7	R1	EQU	1		,		
		00000002 00000003	00000001 00000001	8	R2 R3	EQU	2 3				
		00000003	00000001		R4	EQU EQU	4				
		00000005	00000001	11	R5	EQU	5				
		00000006	00000001		R6 R7	EQU	6				
		00000007 00000008	00000001 00000001		R8	EQU EQU	8				
		00000009	00000001	15	R9	EQU	9				
		A000000A	00000001		R10	EQU	10				
		0000000B 0000000C	00000001 00000001		R11 R12	EQU EQU	11 12				
		000000D	00000001	19	R13	EQU	13				
		0000000E	00000001	20	R14	EQU	14				
		0000000F 00000000	00000001		R15 AR0	EQU EQU	15 0	Access Reg	ictorc		
		00000000	00000001		AR1	EQU	1	Access Neg	,13(6)3		
		00000002	00000001	24	AR2	EQU	2				
		00000003 00000004	00000001 00000001	25	AR3 AR4	EQU	3				
		00000004	00000001	27	AR5	EQU EQU	5				
		00000006	00000001	28	AR6	EQU	6				
		00000007 00000008	00000001		AR7 AR8	EQU	7				
		00000009	00000001 00000001		AR9	EQU EQU	8 9				
		000000A	00000001	32	AR10	EQU	10				
		0000000B	00000001		AR11	EQU	11				
		0000000C 0000000D	00000001		AR12 AR13	EQU EQU	12 13				
		0000000E	00000001	36	AR14	EQU	14				
		0000000F	00000001		AR15	EQU	15	Control Do			
		00000000 00000001	00000001 00000001		CR0 CR1	EQU EQU	0 1	Control Re	gisters		
		00000002	00000001	40	CR2	EQU	2				
		00000003	00000001		CR3	EQU	3				
		00000004 00000005	00000001 00000001		CR4 CR5	EQU EQU	4 5				
		00000005	00000001	44	CR6	EQU	6				
		00000007	00000001	45	CR7	EQU	7				
		00000008 00000009	00000001 00000001		CR8 CR9	EQU EQU	8 9				
		00000003 0000000A	00000001		CR10	EQU	10				
		0000000B	00000001	49	CR11	EQU	11				
		0000000C 0000000D	00000001 00000001		CR12 CR13	EQU EQU	12 13				
		0000000E	00000001		CR14	EQU	14				
		0000000F	00000001		CR15	EQU	15				

ASMA Ver.	0.2.1	mvc	os-001.asm	n	Test MVCOS Instruction	02 Feb 2021 15:57:29 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
200	OBSECT CODE	ADDIL	ADDICE			***********	
				57 58 59	* These tests and this program* using a z/VM 6.4 virtual made	mming were validated on a z114 chine on 27 January 2021.	
				60 61	**************************************	************	
				63 64	* 1. Execute the MVCOS instruct:	ion iteratively, each time trying a	
				65 66 67	* mode, MVCOS operand 1 cont	achine state, address space control rol modes, MVCOS operand 2 control in both operand 2.	
				68 69 70	* These individual tests are* each state or mode is test	nested in a series of loops, so that ed with each other combination of ustive way. A visual description of	
				71 72	<pre>* the nested loops and their *</pre>	related tests is shown below.	
				73 74 75	* actual data moved are check	COS instruction, the results of the ked to determine if the data fetched fied address space, and if the data	
				76 77	stored was indeed placed indetermined by the settings	nto the specified address space, as in R0 for operand 2 and operand 1,	
					<pre>* * Upon success this is the number</pre>	r of tests performed:	
				81 82 83	* Successfully completed MVCOS		
				84 85 86	Expected special operation exTOTAL TESTS:		
				88	* Overall Test Failure: Dis	sabled Wait PSW X'BAD1' sabled Wait PSW X'BAD9' sabled Wait PSW X'0000'	
				90 91	* Unexpected Program Check: Dis	sabled Wait PSW X'DEAD' arise from enabling key controlled	
				93 94	* protection in register 0 as specified* have been deliberately set to a	ecified by the instruction. Keys allow some accesses and to fail some	
				96	using a failing key, there is asuccess requires both operands		
				99 100	* The expected special operation * address space control mode is		
				102 103	* This tests that MVCOS is honor: * in the Principles.	ing that specification as documented	
				104 105		************	

ASMA Ver. 0.2.1	mvcos-00	01.asm	Test MVCOS Instruction	02 Feb 2021 15:57:29 Page	3
LOC OBJECT CODE	ADDR1 ADI	DR2 STMT			
		108	*	***********	
		109 110 111		ETHOD	
		112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135	* Three address spaces are created: * Literals are placed into a page if * address spaces identifying them if * are the targets of MVCOS operand * literals is placed into another procession one of the address spaces identified and FROMHOM. These pages are fetcomes * The literals in the target page if * located at virtual 00010FF0 in each in the identified and identif	frame belonging to each one of the by PRI, SEC, and HOM. Those pages 1. A second set of page frame belonging to each fying them also as FROMPRI, FROMSEC, ched by MVCOS operand 2. frames of each address space are ach space. frames of each address space are ach space. VCOS to move data across page set the register 0 MVCOS controls. arget page by MVCOS. The address space target are of course	
		138 139	* * * 3. Validation.	III REGISCEI V.	
		142 143 144 145	* After the MVCOS, the register 0 of * to determine programatically which * requested to be moved to which to * to determine if those literals ar * to be.		
		148	<pre>* After successful validation, the * is restored, and the next loop it *</pre>	original placement of the literals teration advances to the next test.	
		151	************	***********	

ASMA Ver.	0.2.1	mve	cos-001.as	m	Test MVCOS Instruction	02 Feb 2021 15:57:29 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				154 155 156 157 158 159 160	* * DEBUGGING THIS * * If any MVCOS test fails (data from * not identified as expected), the * results and a disabled wait PSW of * register 0 and the address space	om the specified address space is machine will be halted to preserve of X'BAD1' will be loaded. Use control value in byte PSWASC to
				162 163 164 165 166 167 168	<pre>* MVCOS moved correctly. You can a * below to view the real pages by a * each address space. *</pre>	to determine which space you are actually moved to that space. And PSWASC mode to validate whether also use the memory map listed address to inspect the literals in
				170 171 172 173		e machine is halted immediately are altered; hence their values
				174 175		**********

ADDR1 ADDR2 STMT	mvcos-001.asm Test MVCOS Instructi	on 02 Feb 2021 15:57:29 Page 5
178	ADDR1 ADDR2 STMT	
199	-, .	*************
180		emory Map - REAL STORAGE
182 * RAddr	180 *	
183		ription
185 * 2000 2000 - Program code 186 * 4000 1000 - Segment table, primary space 187 * 5000 1000 - Segment table, secondary space 188 * 6000 1000 - Segment table, secondary space 190 * 7800 800 - Page tables, secondary space 190 * 7800 800 - Page tables, primary space 190 * 7800 800 - Page tables, secondary space 191 * 8800 800 - Page tables, secondary space 192 * 9000 1000 - Page tables, home space 192 * 8000 1000 - Page tables, home space 193 * 8000 1000 - Page spacking Home virtual space at vaddr 10000 193 * 8000 1000 - Pages backing Home virtual space at vaddr 10000 194 * 10000 195 * 10000 196 * 10	183 *	
186		
188 * 6000	186 * 4000 1000 - Segn	ent table, primary space
189 * 7000		
190 * 7880 800 - Page tables, secondary space 191 * 8000 800 - Page tables, home space 192 * 9000 1000 - Primary ASTE, DUCT, DU-AL, ALE blocks 193 * A000 1000 - Primary ASTE, DUCT, DU-AL, ALE blocks 194 * 8000 5000 - Pages backing Home virtual space at vaddr 10000 195 * 10000 10000 - Pages backing Home virtual space at vaddr 10000 196 * 20000 10000 - Pages backing Secondary virtual space at vaddr 10000 198 *		
192	190 * 7800 800 - Page	tables, secondary space
193 * A000 1000 - Home ASTE block 194 * B000 5000 - unused; available 195 * 10000 10000 - Pages backing Home virtual space at vaddr 10000 196 * 20000 10000 - Pages backing Primary virtual space at vaddr 10000 197 * 30000 10000 - Pages backing Primary virtual space at vaddr 10000 198 * 2000 * 200		
195 * 10000 10000 - Pages backing Home virtual space at vaddr 10000 196 * 20000 10000 - Pages backing Primary virtual space at vaddr 10000 197 * 30000 10000 - Pages backing Primary virtual space at vaddr 10000 198 * 199 *	193 * A000 1000 - Home	ASTE block
196 * 20000 10000 - Pages backing Primary virtual space at vaddr 10000 197 * 30000 10000 - Pages backing Secondary virtual space at vaddr 10000 198 * 199 * 200 *		
198 * 199 * 200 * 201 * 201 * 202 * VAddr Len Raddr Key Description 203 *	196 * 20000 10000 - Page	s backing Primary virtual space at vaddr 10000
199 * 200 * 201 * 201 * 202 * VAddr Len Raddr Key Description 203 *		s backing Secondary virtual space at vaddr 10000
201 * 202 * VAddr Len Raddr Key Description 203 * 1000 10000 10000 00 - Common V-R storage (all address spaces) 204 * 00000 10000 10000 00 - Common V-R storage 205 * 10000 10000 10000 00 - Home space storage 206 * 10000 10000 20000 40 - Primary space storage 207 * 10000 10000 30000 80 - Secondary space storage 208 * 209 * 210 ************************************		
202 * VAddr		emory Map - VIRTUAL STORAGE
203 *		Kev Description
205 * 10000 10000 10000 00 - Home space storage 206 * 10000 10000 20000 40 - Primary space storage 207 * 10000 10000 30000 80 - Secondary space storage 208 * 209 * 210 ************************************	203 *	
206 * 10000 10000 20000 40 - Primary space storage 207 * 10000 10000 30000 80 - Secondary space storage 208 * 209 * 210 ************************************		
208 * 209 * 210 ************************************	206 * 10000 10000 20000	40 - Primary space storage
209 * 210 ************************************		80 - Secondary space storage
IN EACH ADDRESS SPACE: 212 * 213 * VADDR 10FF0 length 32: Literal identifying the space target 214 * (e.g., CL16'PRI-PG1',CL16'PRI-PG2' 215 * 216 * VADDR 12FF8 length 16: Literal identifying the space source 217 * (e.g., CL16'FROMPRI1FROMPRI2' 218 * 219 * After a successful MVCOS, the storage at location 10FF0 would look 220 * like this example with a move from secondary to primary: 211 * 222 * VADDR 10FF0 CL32'PRI-PG1FROMSEC1FROMSEC2 ' 223 * 224 * thus showing that the target area is still named PRI, and the data	209 *	
212 * 213 * VADDR 10FF0 length 32: Literal identifying the space target 214 * (e.g., CL16'PRI-PG1',CL16'PRI-PG2' 215 * 216 * VADDR 12FF8 length 16: Literal identifying the space source 217 * (e.g., CL16'FROMPRI1FROMPRI2' 218 * 219 * After a successful MVCOS, the storage at location 10FF0 would look 220 * like this example with a move from secondary to primary: 221 * 222 * VADDR 10FF0 CL32'PRI-PG1FROMSEC1FROMSEC2 ' 223 * 224 * thus showing that the target area is still named PRI, and the data		
214 * (e.g., CL16'PRI-PG1',CL16'PRI-PG2' 215 * 216 * VADDR 12FF8 length 16: Literal identifying the space source 217 * (e.g., CL16'FROMPRI1FROMPRI2' 218 * 219 * After a successful MVCOS, the storage at location 10FF0 would look 220 * like this example with a move from secondary to primary: 221 * 222 * VADDR 10FF0 CL32'PRI-PG1FROMSEC1FROMSEC2 ' 223 * 224 * thus showing that the target area is still named PRI, and the data		V EACH ADDRESS SPACE.
215 * 216 * VADDR 12FF8 length 16: Literal identifying the space source 217 * (e.g., CL16'FROMPRI1FROMPRI2' 218 * 219 * After a successful MVCOS, the storage at location 10FF0 would look 220 * like this example with a move from secondary to primary: 221 * 222 * VADDR 10FF0 CL32'PRI-PG1FROMSEC1FROMSEC2 ' 223 * 224 * thus showing that the target area is still named PRI, and the data		
216 * VADDR 12FF8 length 16: Literal identifying the space source 217 * (e.g., CL16'FROMPRI1FROMPRI2' 218 * 219 * After a successful MVCOS, the storage at location 10FF0 would look 220 * like this example with a move from secondary to primary: 221 * 222 * VADDR 10FF0 CL32'PRI-PG1FROMSEC1FROMSEC2 ' 223 * 224 * thus showing that the target area is still named PRI, and the data		(e.g., CL16 PRI-PG1 ,CL16 PRI-PG2
218 * 219 * After a successful MVCOS, the storage at location 10FF0 would look 220 * like this example with a move from secondary to primary: 221 * 222 * VADDR 10FF0 CL32'PRI-PG1FROMSEC1FROMSEC2 ' 223 * 224 * thus showing that the target area is still named PRI, and the data	216 * VADDR 12FF8 length 1	
219 * After a successful MVCOS, the storage at location 10FF0 would look 220 * like this example with a move from secondary to primary: 221 * 222 * VADDR 10FF0 CL32'PRI-PG1FROMSEC1FROMSEC2 ' 223 * 224 * thus showing that the target area is still named PRI, and the data		(e.g., CL16'FROMPRI1FROMPRI2'
221 * 222 * VADDR 10FF0 CL32'PRI-PG1FROMSEC1FROMSEC2 ' 223 * 224 * thus showing that the target area is still named PRI,and the data	219 * After a successful M	
222 * VADDR 10FF0 CL32'PRI-PG1FROMSEC1FROMSEC2 ' 223 * 224 * thus showing that the target area is still named PRI,and the data		th a move from secondary to primary:
224 * thus showing that the target area is still named PRI,and the data	222 * VADDR 10FF0 CL32'F	RI-PG1FROMSEC1FROMSEC2 '
		o tanget appa is still named DDT and the data
226 *	225 * came from two pages	
220 · 227 * 228 *********************************	227 *	************

ASMA Ver.	0.2.1	mvc	os-001.asm		Test MVCOS Instr	uction	02 Feb 2021 15:57:29	Page 6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				STMT 230 231 232 233 234 235 236 237 238 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 269 261 262 263 264 265 267 268 269 271 272 273	************* * VISU * The sequence of * tested one at a * Control 1 and 2, * Loop iterations * 1	******************************** AL DESCRIPTION OF NESTED loops nested below allow time. OAC1 and OAC2 are respectively, in Regist Description Supervisor state, then Cycle through each PSW OAC1 A validity bit of When OAC1 A=1, cycle t When OAC1 A=1 & OAC1 i OAC2 A validity bit of When OAC2 A=1, cycle t	******************************** LOOP TESTS s each combination to be the Operand Access er 0 that control MVCOS. problem state ASC mode P,AR,S,H f, then on hrough each ASC mode in Gs AR, cycle ALETs 0,1,2 Gf, then on hrough each ASC mode in Gs AR, cycle ALETs 0,1,2 Gf, then on f, then on AD1' if failed AD1' if failed AD1' if failed AD1' if failed	DAC1 Oper1 DAC2 Oper2 and open

ASMA Ver.	0.2.1	mvc	os-001.asm	Test M	VCOS I	nstruction	02 Feb 202	1 15:57:29	Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				277 *		Low Core	**************************************	*******	****
				278 ******* 279 *	*****	******	*********	*****	****
		00000000	0000A03F	280 MVCOS001					
00000000		00000000 00000000	00000001	281 STRTLABL 282		* STRTLABL,0			
				204 1					
				284 * 285 *		Selected z/Arch l	ow core layout		
00000000	00000000	00000000	00000088	286 287 SVCINTC	ORG DC	STRTLABL+X'88' X'00000000'	interrupt code area SVC interrupt code a		
0000008C	00000000			288 PGMINTC 289 *		X'00000000'	Prog check interrupt		
00000090		00000090	00000140	290	ORG	STRTLABL+X'140'	21.2		
00000140 00000150	00000000 00000000			291 SVCOPSW 292 PGMOPSW 293 *	DS DS	XL16 XL16	SVC old PSW Program check old PS	W	
00000160 000001A0 000001B0	00000000 80000000 00000000 00000000	00000160	000001A0	294 295 RESTART 296 EXTNPSW	ORG DC DC	STRTLABL+X'1A0' X'00000000',X'80 XL16'00'	New PSWs 0000000',A(0),A(START)	DAT OFF	
000001C0	04004000 80000000 04004000 80000000			297 SVCNPSW 298 PGMNPSW	DC	X'04004000',X'80	000000',A(0),A(SVCFLIH) 0000000',A(0),A(PGMFLIH)	DAT ON, AR	
				200 *		T 1 6			
				300 * 301 *		Test Coun	nters		
000001E0 00000200	0000000C	000001E0	00000200	302 303 MVCOSOK	ORG DC	STRTLABL+X'200' PL4'0'	Test counters # of successful MVCOS	= 384	
00000204 00000208	0000000C 0000000C			304 PIC04 305 PIC13	DC DC	PL4'0' PL4'0'	<pre># of Pchecks 04 # of Pchecks 13</pre>	= 1,152 = 92	

ASMA Ver.	0.2.1	mvc	os-001.asm	Test	MVCOS I	nstruction	02 Feb 2021 15:57:29 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				• • •	******		**********	
				308 *		Main prog	ram	
				309 ****** 310 *	******	*****	***********	
0000020C		0000020C	00002000	311	ORG	STRTLABL+X'2000'		
0000200	0DF0	00000200	00002000	312 START	BASR			
00002002	06F0			313	BCTR			
00002004	06F0			314	BCTR			
00002006		00002000		315 316 *	USING	START,R15		
00002006	1B22			317	SR	R2,R2	STATUS REG SET TO 0	
00002008	4130 0001		00000001	318	LA	R3,1	R3=1 MEANS SET Z/ARCH MODE	
0000000	1544			319 *	c D	54 54	R3=0 MEANS SET ESA/390 MODE	
0000200C 0000200E	1B44 AE24 0012		00000012	320 321	SR SIGP	R4,R4 R2,R4,X'12'	CPU Addr = 0 X'12' = SET ARCHITECTURE	
00002002	ALZ4 UUIZ		99999912	321 322 *	2107	NZ,N4, A Z	V 17 - DEL AUCUTIECIONE	
00002012	4100 0008		00000008	323	LA	R0,X'08'	Set KEY=0 fetch prot enabled	
00002016	4120 0040		00000040	324	LA	R2,64	# of real pages to set	
0000201A	1B11			325	SR	R1,R1	Starting addr	
0000016	B00B 0004			326 *	CCUE	DO D4		
0000201C	B22B 0001			327 SET000	SSKE	R0,R1	Set the key	
00002020 00002024	A71A 1000 4620 F01C		0000201C	328 329	AHI BCT	R1,4096 R2,SET000	Bump to next page	
00002024	4020 1010		00002010	330 *	DCT	K2,3E1000		
00002028	9A0F F530		00002530	331	LAM	AR0,AR15,AREGS	Clear all ARs	
0000202C	EB0F F4B0 002F		000024B0	332		CR0,CR15,CREGS	Load all the CRs	
00002032	8000 F3D4		000023D4	333	SSM	=X'04'	Turn on DAT	
00002036	5850 F57C		0000257C	334 * 335	1	DE VADDETO	Cot wouldn in 1st wintual name	
0000203A	5860 F580		00002570	336	L L	R5,VADDRTO R6,VADDRFRM	Get vaddr in 1st virtual page Copy	
0000203A	3000 1300		00002300	337 *	_	NO, VADDINI INT	Copy	
0000203E	D21F 5000 F3E0	00000000	000023E0	338	MVC	0(32,R5),PRIPG1	Set literal identifier in pages	
00002044	D20F 6000 F440	00000000	00002440	339	MVC	0(16,R6),FROMPRI	Set literal identifier in pages	
00000044	B210 0100		00000100	340 *	C A C	CECMODE	C	
0000204A 0000204E	B219 0100 D21F 5000 F400	0000000	00000100	341 342	SAC MVC	SECMODE 0(32,R5),SECPG1	Secondary mode Set literal identifier in pages	
00002041		0000000	00002450	343	MVC	0(16,R6),FROMSEC	Set literal identifier in pages	
00002031	2201 0000 1 130	0000000	00002.30	344 *	1100	0(10)N0);1 N01/320	see free at factories in pages	
0000205A			00000300	345	SAC	HOMEMODE	Home space mode	
0000205E	D21F 5000 F420	0000000	00002420	346	MVC	0(32,R5),HOMPG1	Set literal identifier in pages	
00002064	D20F 6000 F460	00000000	00002460	347	MVC	0(16,R6),FROMHOM	Set literal identifier in pages	
00002051	B219 0200		00000200	348 * 349	SAC	ARMODE	Enter AR mode	
0000200A			00002360	350	L	R0,=X'10031003'	Initialize MVCOS controls; on	
				351 *	-		first pass below this will be	
				352 *			set to X'00000000' for 1st test	
00002072	920C F599		00002599	353	MVI	PSWASC,X'0C'	Initialize PSW ASC ctl byte; on	
				354 * 355 *			first pass below this will be set to X'00' (PRI) for 1st test	
00002076	9201 F598		00002598	356	MVI	PSWSTATE,X'01'	Initialize PSW state control; on	
30002070	. 202 . 330		30002330	357 *		. 3.13	first pass below this will be	
				358 *			set to X'00',SUPRV for 1st test	

ASMA Ver.	0.2.1	mvc	os-001.asm	Т	Test MVCOS	Instruction	02 Feb 2021 15:57:29 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			

0000207A	41E0 0002		00000002	361	LA	R14,2	# of PSW state tests
		0000207E	00000001		ATE000 EQU	*	
	9701 F598		00002598	363	XI	PSWSTATE,X'01'	Flip current PSW state ctl byte
00002082	4310 F598		00002598	364	IC	R1,PSWSTATE	Get new state ctl byte
00002086	4410 F08E		0000208E	365	EX	R1,SVCSTATE	Flip to next PSW state
0000208A	47F0 F090		00002090	366	В	SKIP001	Continue test prep
				367 *			
0000208E	0A00				STATE SVC	0	Executed instruction
		00002090	00000001	369 SKI	IP001 EQU	*	

00002090	41D0 0004		00000004	372	LA	R13,4	# of PSW ASC tests
		00002094	00000001	373 ASC		*	
00002094	4310 F599		00002599	374	IC	R1,PSWASC	Get last mode used
	4110 1004		00000004	375	LA	R1,X'04'(,R1)	Increment bit 5 to next ASC mode
	5410 F364		00002364	376	N	R1,=X'0000000C'	Keep only bits 4 and 5
000020A0	4210 F599		00002599	377	STC	R1,PSWASC	Set new mode to use
				3,3	********		*********
000020A4	41C0 0002		00000002	380	LA	R12,2	# From A validity tests
		000020A8	00000001	381 TOA	4000 EQU	*	
000020A8	1810			382	LR	R1,R0	Copy control bits
000020AA	5410 F368		00002368	383	N	R1,=A(OAC1A)	Keep only bits we want
	5710 F368		00002368	384	X	R1,=A(OAC1A)	Flip these bits
000020B2	5400 F36C		0000236C	385	N	RØ,=A(X'FFFFFFFF'-OAC1A	
000020B6	1601			386	OR	R0,R1	Set ctl based on flip results
000020B8	5400 F370		00002370	387	N	R0,=A(X'FFFFFFFF'-(ASCH	HOM*65536)) Force bits off in OAC1
000020BC	41B0 0001		00000001	388	LA	R11,1`	Assume 1 test if A=0 (using PSW)
000020C0	A700 0001			389	TMLH	ł R0,ÁSCA	Was A set on or off? ` ~ ~ ~ ~ /
	4780 F0FE		000020FE	390	BZ	T0ÁS200	A is off, use PSW ASC
				391 *			•
				392 *			A=1: rotate thru OAC1AS modes
000020C8	5600 F374		00002374	393	0	R0,=A(ASCHOM*65536)	Force on; will wrap to 00 next
						,	

ASMA Ver.	0.2.1		mvc	os-001.asm		Test M	/COS I	nstruction	02 Feb 2021 15:57:29 Page	10
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT					
					305	******	*****	*********	**********	
000020CC	41B0 0004			00000004	396		LA	R11,4	4 test to rotate thru OAC1 ASCs	
			000020D0	00000001		TOAS000	EQU	*		
000020D0	A700 0001			000000055	398		TMLH		Was A set on or off?	
000020D4	4780 F0FE			000020FE	399 400	*	BZ	TOAS200	A is off, use PSW ASC A is on, do OAC1 AS changes	
000020D8	1810				401		LR	R1,R0	Copy control bits	
000020DA	5A10 F378			00002378	402		Α	R1,=X'00400000'	Increment bit to next ASC mode	
000020DE 000020E2	5410 F374			00002374 00002370	403		N	R1,=A(ASCHOM*65536)	Keep only the bits we want	
000020E2	5400 F370 1601			00002370	404 405		N OR	R0, R1	OM*65536)) Force bits off in OAC1 Set ctl based on flip results	
00001010					406	*		,	See cer susea on trip tesures	
000020E8	41A0 0001			00000001	407		LA	R10,1	1 test required if ASC is P,S,H	
000020EC 000020EE	1810 5410 F37C			0000237C	408 409		LR N	R1,R0 R1,=A(OAC1A+ASCHOM*65536	Copy control bits	
000020E2	5510 F380			00002370	410		ČL	R1,=A(OAC1A+ASCAR*65536)	Using MVCOS control AR mode?	
000020F6	4770 F128			00002128	411		BNE	T0AS290	No. Use 1 test in R10 for P,S,H	
000020FA	47F0 F10A			0000210A	412	*	В	TOAS210	Yes. 3 tests in R10 for AR	
			000020FE	00000001	413 414	T0AS200	EQU	*		
000020FE	41A0 0001		000020.2	00000001	415	. 07.5200	LA	R10,1	1 test required if PSW is P,S,H	
00002102	9504 F599			00002599	416		CLI	PSWASC,X'04'	Using ASC=AR ?	
00002106	4770 F128			00002128	417 418	*	BNE	TOAS290	No. only 1 test per ASC mode	
			0000210A	00000001		TOAS210	EQU	*		
							J			
					421	*****	*****	********	**********	
0000210A	41A0 0003			00000003	422		LA	R10,3	3 tests required for ASC=AR	
00003105	E010 EE70		0000210E	00000001		TOAS220	EQU	*	Cat from ALFT	
0000210E 00002112	5810 F578 B24E 0051			00002578	424 425		SAR	R1,TALET AR5,R1	Get from ALET Set in from AR	
	4110 1001			00000001	426		LA	R1,1(,R1)	Bump ALET	
0000211A	5910 F384			00002384	427		C	R1,=F'3'	Exceeded max of 2?	
	4740 F124			00002124	428		BL	TOAS230	No	
00002122	IRII				429 430	*	SR	R1,R1	Restart back at ALET 0	
			00002124	00000001		TOAS230	EQU	*		
00002124	5010 F578			00002578	432	al.	SŤ	R1,TALET	Save updated ALET	
			00002128	00000001	433	* TOAS290	EQU	*		
			00002120	0000001	454	IUMJZJU	LQU			

ASMA Ver.	0.2.1	mvc	os-001.asm		Test M	vcos :	Instruction	02 Feb 2021 15:57:29 Page 11
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				126	******	****	********	********
00002128	4190 0002		00000002	430		LA		# From A validity tests
		0000212C	00000001		FRMA000	EQU	*	,
0000212C				439		LR		Copy control bits
	5410 F388 5710 F388		00002388 00002388	440 441		N X		Keep only bits we want Flip these bits
	5400 F38C		0000238C	441		N	RO,=A(X'FFFFFFFF'-OAC2A)	
	1601		00002300	443		OR		Set ctl based on flip results
	5400 F390		00002390	444		N	<pre>R0,=A(X'FFFFFFFF'-ASCHOM</pre>	1) Force these bits off in OAC2
	4180 0001		00000001	445 446		LA		Assume 1 test if A=0 (using PSW)
	A701 0001 4780 F182		00002182	447		TMLL BZ		Was A set on or off? A is off, use PSW ASC
00002140	4,00 1102		00002102	448	*	52	TRIASZOO	A 13 OTT, USC TSW ASC
				449	*			A=1: rotate thru OAC2AS modes
0000214C	5600 F394		00002394	450		0	R0,=A(ASCHOM)	Force on; will wrap to 00 next
00000150	44.00 0004		00000004	_	*****			********
00002150	4180 0004	00002154	00000004	453 454	FRMAS000	LA	R8,4 *	4 test to rotate thru OAC2 ASCs
00002154	A701 0001	00002134	0000001	455	INMASOOO	TMLL		Was A set on or off?
	4780 F182		00002182	456		BZ		A is off, use PSW ASC
00000156	1010			457	*		D4 D0	A is on, do OAC2 AS changes
0000215C 0000215E	1810 4110 1040		00000040	458 459		LR LA		Copy control bits Increment bit 1 to next ASC mode
	5410 F394		00000394	460		N		Keep only the bits we want
00002166	5400 F390		00002390	461		N		1) Force these bits off in OAC2
0000216A	1601			462	J.	OR	R0,R1	Set ctl based on flip results
0000216C	1170 0001		00000001	463 ³ 464	ጥ	LA	R7,1	1 test required if ASC is P,S,H
	1810		0000001	465		LA	R1,R0	Copy control bits
00002172	5410 F398		00002398	466		N	R1,=A(OAC2A+ASCHOM)	Keep only these bits
00002176			0000239C	467		CL		Using MVCOS control AR mode?
0000217A 0000217E			000021AC 0000218E	468 469		BNE B	FRMAS290 FRMAS210	No. Use 1 test in R7 for P,S,H Yes. 3 tests in R7 for AR
999971/E	4/10 F10E		00007100	479	*	Б	LIVINOSTA	ies. 2 fests III K/ IOI. AK
		00002182	00000001		FRMAS200	EQU	*	
00002182			00000001	472		LĂ	R7,1	1 test required if PSW is P,S,H
	9504 F599		00002599	473 474		CLI	PSWASC,X'04'	Using ASC=AR ?
0000218A	4//U FIAC		000021AC	474 475	*	BNE	FRMAS290	No. only 1 test per ASC mode
		0000218E	00000001		FRMAS210	EQU	*	

ASMA Ver.	0.2.1	mvc	os-001.asm		Test M\	/COS	Instruction	02 Feb 2021 15:57:29 Page 12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				179	******	****	********	*********
000218F	4170 0003		00000003	478		LA	R7,3	3 tests required for ASC=AR
0002102	1170 0005	00002192	00000001		FRMAS220		*	5 ccs cs required for 7.5c 7.m
00002192	5810 F574		00002574	481		L	R1,FALET	Get from ALET
0002196	B24E 0061			482		SAR	AR6,R1	Set in from AR
	4110 1001		00000001	483		LA	R1,1(,R1)	Bump ALET
	5910 F384		00002384	484		C	R1,=F'3'	Exceeded max of 2?
	4740 F1A8		000021A8	485		BL	FRMAS230	No
00021A6	1911			486 487	*	SR	R1,R1	Restart back at ALET 0
		000021A8	00000001		FRMAS230	FOLL	*	
00021A8	5010 F574	00002170	00002574	489	TRIASESO	ST	R1,FALET	Save updated ALET
				490	*		,	
		000021AC	00000001	491	FRMAS290	EQU	*	
				103	******	****	*******	********
00021ΔC	4140 0002		00000002	494		LA	R4,2	# To Key tests
OOOZIAC	4140 0002	000021B0	00000001		TKEY000	EQU	*	To Key
00021B0	1810			496		LR	R1,R0	Copy control bits
	5410 F3A0		000023A0	497		N	R1,=A(OAC1KEY+OAC1K)	Keep only bits we want
	5710 F3A0		000023A0	498		X	R1,=A(OAC1KEY+OAC1K)	Flip these bits
	5400 F3A4		000023A4	499		N		KEY-OAC1K) Force these bits off
00021BE	1601			500		OR	R0,R1	Set ctl based on flip results
				502	*****	****	*******	*********
00021C0	4130 0002		00000002	503		LA	R3,2	# From Key tests
		000021C4	00000001		FKEY000	EQU	*	From Key
00021C4				505		LR	R1,R0	Copy control bits
	5410 F3A8		000023A8	506		N	R1,=A(OAC2KEY+OAC2K)	Keep only bits we want
	5710 F3A8		000023A8	507		X	R1,=A(OAC2KEY+OAC2K)	Flip these bits
00021CE 00021D2	5400 F3AC		000023AC	508 509		N OR		KEY-OAC2K) Force these bits off
0002102	1001			510	*	UN	R0,R1	Set ctl based on flip results
00021D4	1B22			511		SR	R2,R2	Clear for ICM
	4320 F599		00002599	512		IC	R2, PSWASC	Get ASC we need to test
00021D6			0000008B	513		TM	SVCINTC+3,X'01'	Are we in problem state?
00021D6 00021DA	9101 0088							
00021DA	9101 008B 4780 F1EA		000021EA	514		ΒZ	BEGIN000	No. Do every test
00021DA 00021DE 00021E2			000021EA 000023D5 0000226A	514 515 516		BZ CLM BE	BEGIN000 R2,1,=X'0C' NEXTTEST	No. Do every test Entering HOME ASC mode? Y, not permitted in prob state

ASMA Ver.	0.2.1	mvc	os-001.asm	Test M	VCOS I	nstruction	02 Feb 2021 15:57:29 Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
					*****	*******	**********	
				519 *		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7. 6.	
				520 * No 521 *	w ao t	ne actual 'MVCOS' a	nd check the results afterwards	
				522 ******	*****	*******	**********	
		00000454	0000001	523 *	5011	ale.		
000021EA	5812 F588	000021EA	00000001 00002588	524 BEGIN000 525	EQU L	* R1,SACIDX(R2)	Get corresponding SAC bits	
000021EE	B219 1000		00002388	526	SAC	0(R1)	Put machine in mode we need	
000021F2	4110 0010		00000010	527 * 528	LA	R1,16	Length to move	
000021F6	C810 5008 6000	00000008	00000010	529		8(R5),0(R6),R1	Length to move	
		000021FC	00000001	530 MVCOS 531 *	EQU	*	Addr after the instruction	
000021FC			00000200	532	SAC	ARMODE	Resume AR mode	
00002200	1B11		0000000	533	SR	R1,R1	Clear for IC	
	4310 F599 A700 0001		00002599	534 535	IC TMLH	R1,PSWASC R0,ASCA	Get PSW ASC mode bits Is AS setting in OAC1 valid?	
	4780 F218		00002218	536	BZ	CHK010	No, use the PSW ASC in R1	
	1810			537	LR	R1,R0	Copy current setting	
	5410 F3B0		000023B0	538	N	R1,=X'00C00000'	Keep OAC1 AS bits	
00002214	8810 0014		00000014	539 540 *	SRL	R1,20	Make AS value a 4-byte index	
0000010	4404 5004	00002218	00000001	541 CHK010	EQU	*		
00002218 0000221C	4401 F2BA 5810 F57C		000022BA 0000257C	542 543	EX L	R0,SETAR(R1) R1,VADDRTO	<pre>Set AR1 to access the right AS -> literal target area</pre>	
00002210	3010 1370		00002376	544 *	_	KI, VADDIKIO	/ IIcci al cargee area	
00002220	1B22			545	SR	R2,R2	Clear for IC	
	4320 F599		00002599	546	IC	R2, PSWASC	Get PSW ASC mode bits	
00002226 0000222A	A701 0001 4780 F238		00002238	547 548	TMLL BZ	R0,ASCA CHK020	Is AS setting in OAC2 valid? No, use the PSW ASC in R2	
0000222A	4700 1230		00002230	549 *	52	CHROZO	No, use the 15% ASC III NZ	
0000222E				550	LR	R2,R0	Copy current setting	
	5420 F3B4 8820 0004		000023B4	551 552	N	R2,=X'000000C0'	Keep OAC2 AS bits	
00002234	0020 0004		00000004	552 553 *	SRL	R2,4	Make AS value a 4-byte index	
		00002238	00000001	554 CHK020	EQU	*		
	4402 F2CA		000022CA	555	EX	RO,GETALET(R2)	Get the MVCOS operand 2 ALET	
	8920 0004 4122 F440		00000004 00002440	556 557	SLL LA	R2,4 R2,FROMPRI(R2)	<pre>Multiply by 16 to make index -> space identifier literal</pre>	
00002240	7122 1440		00002440	558 *	LA	NZ) I NOPIFNI (NZ)	-/ space inclinion incendi	
00002244		00000008	00000000	559	CLC	8(16,R1),0(R2)	Check if MVCOS worked	
	4780 F252		00002252	560	BE	CHK100	TEST SUCCESS	
0000224E	B2B2 F470		00002470	561 562 *	LPSWE	BADMVCOS	Stop machine if test failed	
		00002252	00000001	563 CHK100	EQU	*		
	FA30 0200 F3D6	00000200	000023D6	564	AP	MVCOSOK,=P'1'	<pre>Increment # successful tests</pre>	
	B24F 0021		0000000	565	EAR	R2,AR1	Get the ALET we loaded into AR1	
	8920 0005 4122 F3E0		00000005 000023E0	566 567	SLL LA	R2,5 R2,PRIPG1(R2)	Multiply by 32 to make index -> space identifier literal	
	D21F 1000 2000	00000000		568	MVC	0(32,R1),0(R2)	Restore original id literal	
				- -		· ()·//-(··-/		

ASMA Ver.	0.2.1	mvc	os-001.asm	l	Test MV	COS I	nstruction		02 Feb 2021 15:57:29 Page	14
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				571	*		Loop thro	ough all	**************************************	
0000226A 0000226E 00002272 00002276 0000227A 0000227E 00002282	4630 F1C4 4640 F1B0 4670 F192 4680 F154 4690 F12C 46A0 F10E 46B0 F0D0	0000226A	00000001 000021C4 000021B0 00002192 00002154 0000212C 0000210E 000020D0		NEXTTEST		* R3,FKEY000 R4,TKEY000 R7,FRMAS220 R8,FRMAS000 R9,FRMA000 R10,TOAS220 R11,TOAS000	• • • • • • • • • • • • • • • • • • • •	Vary OAC2 K bit Vary OAC1 K bit Vary from ALETs when OAC2 ASC=AR Cycle through OAC2 ASC modes Vary OAC2 A bit Vary To ALETs when OAC1 ASC=AR Cycle through OAC1 ASC modes	
00002286 0000228A 0000228E	46C0 F0A8 46D0 F094 46E0 F07E		000020A8 00002094 0000207E	581 582 583		BCT BCT BCT	R12,TOA000 R13,ASC010 R14,STATE000		Vary OAC1 A bit Switch to next PSW ASC mode Switch to next PSW state	
				585	*****	****	******	*****	**********	
				586	*		FND	OF TEST	**********	
00002292	0A00			587 588		SVC	0		Back to supervisor state	
00002294 0000229A 0000229E	F931 0200 F3D0 4770 F2B6 F932 0204 F3D7	00000200 00000204	000023D0 000022B6 000023D7	589 590 591		CP BNE CP	MVCOSOK,=P'384 FAILTEST PIC04,=P'1152'	•	Expected count? No, test failure Expected count?	
000022A4 000022A8 000022AE	4770 F2B6 F931 0208 F3D2 4770 F2B6	00000204	000023D7 000022B6 000023D2 000022B6	592 593 594		BNE CP BNE	FAILTEST PIC13,=P'92' FAILTEST		No, test failure Expected count? No, test failure	
000022B2 000022B6	B2B2 F490 B2B2 F480		00002490 00002480	595		LPSWE	TESTGOOD		Test SUCCESS Test FAILURE	
				599	****** * *****	***** SETAR ****	and GETALET are	e blocks	**************************************	
000022BA	9A11 F3B8		000023B8	601		LAM	AD1 AD1 _E'Q'	AS=00	Drimany cot ALET-A	
000022BE 000022C2 000022C6	B24D 0015 9A11 F3BC 9A11 F3C0		000023BC 000023C0	603 604 605		CPYA LAM LAM	AR1,AR1,=F'0' AR1,AR5 AR1,AR1,=F'1' AR1,AR1,=F'2'	01 10 11	Primary, set ALET=0 AR, set AR1 to MVCOS Operand 1 Secondary, set ALET=1 Home set ALET=2	
000022CA 000022CE	B24F 0026		00000000	608		LA EAR LA	R2,0 R2,AR6	AS=00 01 10	Primary, set ALET=0 AR, set R2 to MVCOS Operand 2 AR	
000022D2 000022D6	4120 0001 4120 0002		00000002	609 610		LA	R2,1 R2,2	11	Secondary, set ALET=1 Home set ALET=2	
				613	* SVC 0:	Set s	**************************************	in PSW.	**************************************	
000022DA 000022E0	D200 0141 008B B2B2 0140	000022DA 00000141	00000001 0000008B 00000140	_	SVCFLIH	EQU MVC	* SVCOPSW+1(1),SV SVCOPSW		SVC Interruption Routine Set state based on SVC num Resume execution	

ASMA Ver.	0.2.1	mvc	os-001.asm	Test	MVCOS I	nstruction	02 Feb 2021 15:57:29 Page	15
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				619 *****	******	*******	**********	
				620 *		HERE FOR PROGRAM CHE		
					******		**********	
				622 *				
		000022E4	00000001	623 PGMFLI	H EQU	*	Program check interruptions	
000022E4	9513 008F		0000008F	624	CLI	PGMINTC+3,X'13'	Was this a special op exception?	
000022E8	4780 F316		00002316	625	BE	PGM13	Yes, use microscope	
000022EC			0000008F	626	CLI	PGMINTC+3,X'04'	Was this a protection exception?	
000022F0	4770 F35A		0000235A	627	BNE	PGMSTOP	No, stop immediate	
		00000054	0000001	628 *	5011	J.	5 · DTC 4	
00000054	5000 F530	000022F4	00000001	629 PGM04	EQU	*	Examine PIC 4	
000022F4	5000 F570	00001570	00002570	630	ST	RØ, WORK	Save current control bits	
000022F8	D403 F570 F3C4 4780 F35A	00002570	000023C4 0000235A	631	NC BZ	WORK,=A(OAC1K+OAC2K)	Either key validity bit = 1?	
000022FE 00002302	D503 015C F3C8	0000015C	0000235A	632 633	CLC	PGMSTOP	N, PIC 04 from something else Was it the MVCOS that failed?	
00002302	4770 F35A	0000013C	000023C8	634	BNE	PGMOPSW+12(4),=A(MVCOS) PGMSTOP	Nope, halt the machine	
	FA30 0204 F3D6	00000204	000023D6	635	AP	PIC04,=P'1'	Increment # successful tests	
00002300		00000204	000023b0	636	В	PGMEXIT	Exit FLIH	
00002312	4710 1340		00002540	637 *	В	TOPIEXIT		
		00002316	00000001	638 PGM13	EQU	*		
00002316	9101 008B	00002320	0000008B	639	TM	SVCINTC+3,X'01'	Were we in problem state?	
0000231A	4780 F35A		0000235A	640	BZ	PGMSTOP	No, error! PIC 13 shouldnt happen	
0000231E	D503 015C F3C8	0000015C	000023C8	641	CLC	PGMOPSW+12(4),=A(MVCOS)		
00002324	4770 F35A		0000235A	642	BNE	PGMSTOP	Nope, halt the machine	
00002328	5000 F570		00002570	643	ST	R0,WORK	Save current control bits	
0000232C	D403 F570 F3CC	00002570	000023CC	644	NC	WORK,=A(OAC1A+OAC2A)	Either Access validity bit = 1?	
00002332	4780 F35A		0000235A	645	ΒZ	PGMSTOP	N, PIC 13 from something else	
00002336	A700 00C0			646	TMLH	R0,ASCHOM	Operand 1 ASC is HOME?	
0000233A	4710 F346		00002346	647	ВО	PGM13CT	Yes, PIC13 is ok in prob state	
0000233E			0000000	648	TMLL	RØ,ASCHOM	Operand 2 ASC is HOME?	
00002342	4780 F35A		0000235A	649 650 *	BZ	PGMSTOP	No. Something wrong	
		00002346	00000001	651 PGM13C	T EQU	*		
00002346	FA30 0208 F3D6	00002340	0000001 000023D6	652	AP	PIC13,=P'1'	<pre>Increment # successful tests</pre>	
00002340	1A30 0200 1300	00000200	00002300	653 *	AI.	11015,-1 1	The ement # Successivi ceses	
		0000234C	00000001	654 PGMEXI	T EQU	*	Exit from FLIH everything OK	
0000234C	9101 008B		0000008B	655	TM	SVCINTC+3,X'01'	Were we in problem state?	
	4780 F26A		0000226A	656	BZ	NEXTTEST	No, proceed to next test	
00002354	0A01			657	SVC	1	Return to problem state	
00002356	47F0 F26A		0000226A	658	В	NEXTTEST	And return to next test	
				الديار ماد ماد ماد ماد داد				
					~~~~**		***********	
				661 *	*****	UNEXPECTED PROGRAM	CHECK ************	
		00002254	00000001					
00002251	B2B2 F4A0	0000235A	00000001 000024A0	663 PGMST0 664		HALT	Halt if something wrong Here for unexpected prog checks	
0000Z33A	DZDZ I 4AU		0000Z4A0	004	LF3WE	HALI	here for unexpected prog checks	

ASMA Ver.	0.2.1		mvcos	s-001.asm		Test MV	COS In	struction		02 Fe	eb 202	21 15:57:	29	Page	16
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT										
								*******		******		. ↓ ↓ ↓ ↓ ↓ ↓ ↓	<b>*</b> * *	*******	
					666 ** 667 *	****	****	WORKING S		****	*****	*****	***	****	
					668 **	*****	*****	C DNIANOW ************	) UNAGE   * * * * * * * * * * * * * * * * * * *	*****	*****	******	***	****	
					669 *										
00002360					670		LTORG								
00002360	10031003				671			=X'10031003'							
00002364	0000000C				672			=X'0000000C'							
00002368 0000236C	00010000				673 674			=A(OAC1A)	Λ \						
00002360	FFFEFFFF FF3FFFFF				674 675			=A(X'FFFFFFFF'-OAC1 =A(X'FFFFFFFF'-(ASC		١					
00002370	0000000				676			=A(ASCHOM*65536)	.11011 03330),	,					
00002378	00400000				677			=X'00400000'							
0000237C	00C10000				678			=A(OAC1A+ASCHOM*655							
00002380	00410000				679			=A(OAC1A+ASCAR*6553	86)						
00002384	00000003				680			=F'3'							
00002388 0000238C	00000001 FFFFFFFE				681 682			=A(OAC2A) =A(X'FFFFFFFF'-OAC2	<b>γ</b> Δ )						
00002380	FFFFFF3F				683			=A(X'FFFFFFFF'-ASCH							
00002394	00000000				684			=A(ASCHOM)	.011)						
00002398	000000C1				685			=A(OAC2A+ÁSCHOM)							
0000239C	00000041				686			=A(OAC2A+ASCAR)							
000023A0	10020000				687			=A(OAC1KEY+OAC1K)	VEV 0464V						
000023A4 000023A8	EFFDFFFF 00001002				688 689			=A(X'FFFFFFFF'-OAC1 =A(OAC2KEY+OAC2K)	.KEY-OACIK)						
000023AC	FFFFEFFD				690			=A(X'FFFFFFFF'-OAC2	KEY-UVC2K)						
000023RC	00000000				691			=X'00C00000'	iker okceky						
000023B4	000000C0				692			=X'000000C0'							
000023B8	00000000				693			=F'0'							
000023BC	00000001				694			=F'1'							
000023C0 000023C4	00000002				695 696			=F'2' =A(OAC1K+OAC2K)							
000023C4	00020002 000021FC				697			=A(MVCOS)							
000023CC	00010001				698			=A(OAC1A+OAC2A)							
000023D0	384C				699			=P `384'							
000023D2	092C				700			=P'92'							
000023D4	04				701			=X'04'							
000023D5 000023D6	0C 1C				702 703			=X'0C' =P'1'							
000023D0	01152C				703			=P'1152'							
33332357	311320				, , ,			. 1172							
000023E0					706			0D'0'							
000023E0	D7D9C960 [				707 PR			CL16'PRI-PG1'		atcher					
000023F0	D7D9C960 [				708 PR		DC	CL16'PRI-PG2'		atcher					
00002400 00002410	E2C5C360 [				709 SE 710 SE		DC DC	CL16'SEC-PG1' CL16'SEC-PG2'		atcher atcher					
00002410	C8D6D460 I				710 SE 711 HO			CL16 SEC-PG2 CL16'HOM-PG1'		atcher atcher					
00002420	C8D6D460 I				711 HO		DC	CL16'HOM-PG2'		atcher					
					713 *		_		_,						
00002440	C6D9D6D4				714 FR		DC	CL16 FROMPRI1FROMPR	,	atcher					
00002450	C6D9D6D4				715 FR			CL16 'FROMSEC1FROMSE	,	atcher					
00002460	C6D9D6D4	C8D6D4F1			716 FR	KUMHUM	DC	CL16'FROMHOM1FROMHO	ווע Eyeca	atcher	•				

ASMA Ver.	0.2.1	mvc	os-001.asm	Test MV	vcos	Instruction	02 Feb 2021 15:57:29 Page 17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002470 00002480 00002490 000024A0	04024000 80000000 04024000 80000000 04024000 80000000 04024000 80000000			720 TESTGOOD	DC	X'0402400080000000',XL4 X'0402400080000000',XL4 X'0402400080000000',XL4 X'0402400080000000',XL4	'00',X'0000BAD9' Test Failure '00',X'00000000' Test Success
				723 * 724 *	Cont	rol registers	
000024B0 000024B0 000024B8 000024C0 000024C8 000024D0 000024D8	00000000 04000000 00000000 00004000 00000000			725 CREGS 726 CREG0 727 CREG1 728 CREG2 729 CREG3 730 CREG4	DC DC DC DC DC DC	0D'0' X'00000000',X'0400000' X'00000000',A(SEGPRI) X'00000000',A(DUCT) X'00000000',X'C0000001' X'00000000',X'00000000' X'00000000',A(PASTEO)	Primary ÁSCE Dispatchable Unit Ctl Table
000024E0 000024E8 000024F0 000024F8 00002500 00002508	0000000 0000000 00000000 00005000 00000000 00000000 00000000 00000000			732 CREG6 733 CREG7 734 CREG8 735 CREG9 736 CREG10	DC DC DC DC DC	X'0000000',X'00000000' X'00000000',A(SEGSEC) X'00000000',X'00000000' X'00000000',X'00000000' X'00000000',X'00000000'	Secondary ASCE
00002510 00002518 00002520 00002528	00000000 00000000 00000000 00000000 000000			738 CREG12 739 CREG13 740 CREG14	DC DC DC DC	X'00000000',X'00000000' X'00000000',A(SEGHOM) X'00000000',X'00000000' X'00000000',X'00000000'	Home ASCE
00002530 00002570 00002574 00002578	00000000 00000000 00000000 00000000 000000			744 WORK 745 FALET	DC DC DC DC	16F'0' F'0' F'0' F'0'	Init for Access Registers Work area FROM ALET TO ALET
0000257C	00010FF0			748 VADDRTO 749 * 750 *	DC	X'00010FF0'	Virtual addr within all 3 addr space where the identifying space literal is placed
00002580	00012FF8			751 * 752 VADDRFRM 753 * 754 *	DC	X'00012FF8'	Virtual addr within all 3 addr space where the 'from' identifying literal is placed
00002584 00002584	0000	10000000 00020000	00000001 00000001	756 CONTROL 757 OAC1 758 OAC1KEY 759 OAC1K	DC DC EQU	0F'0' H'0' X'10000000' X'00020000'	R0 MVCOS Control bits 1st OAC 1st key
00002586	0000	00020000 00010000 00001000 00000002 00000001	00000001 00000001 00000001 00000001	769 OAC1K 760 OAC1A 761 OAC2 762 OAC2KEY 763 OAC2K 764 OAC2A	EQU EQU EQU EQU EQU	X'00010000' H'0' X'00001000' X'00000002' X'00000001'	1st key validity bit 1st ASC validity bit 2nd OAC 2nd key 2nd key validity bit 2nd ASC validity bit

ASMA Ver.	0.2.1	mvc	os-001.asm	Test M	vcos I	nstruction	02 Feb 2021 15:57:29 Page	18
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				766 * 767 *	Bits	in OAC1,OAC2 control bytes		
		00000100 00000000 00000040	00000001 00000001 00000001	768 KEY 769 ASCPRI 770 ASCAR	EQU EQU EQU	X'0100' 1 X'0000' 00 X'0040' 01	Key 1 set Primary space AR	
		00000080 000000C0 00000002	00000001 00000001 00000001	771 ASCSEC 772 ASCHOM 773 ASCK	EQU EQU EQU	X'0080' 10 X'00C0' 11 X'0002' 1.	Secondary space Home space Specified key valid	
		00000001	00000001	774 ASCA	EÕU	X'0001' 1	Specified AS valid	
00002588 0000258C	00000000 00000200			776 SACIDX 777	DC DC	X'00000000' Pri SAC X'00000200' AR	bits to set PSW 16-17=00 01	
00002590 00002594	00000100			778 779 780 *	DC DC	X'00000100' Sec X'00000300' Home	10 11	
00002598 00002599				781 PSWSTATE 782 PSWASC 783 *	DC DC	X'00' Tra	cks suprv/prob state in PSW cks ASC Mode setting of PSW bits 4-5 of this byte	
				784 *			ring the MVCOS execution	
0000259A 00004000	00000000 00007000	0000259A	00004000	786 787 SEGPRI	ORG DC	STRTLABL+X'4000' X'00000000',A(PAGPRI)		
00004008 00005000	00000000 00007800	00004008	00005000	788 * 789 790 SEGSEC	ORG DC	STRTLABL+X'5000' X'00000000',A(PAGSEC)		
00005008 00006000	00000000 00008000	00005008	00006000	791 * 792 793 SEGHOM	ORG DC	STRTLABL+X'6000' X'00000000',A(PAGHOM)		
	00000000 00008000	00005008	00006000	792				

ASMA Ver.	0.2.1	mvc	os-001.asm	l	Test M	IVCOS	Instruction	02	Feb 2021 15:57	:29 Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
00007100		00007100	00007800	834		ORG	STRTLABL+X'7800'				
30007100		00007800	00000001		PAGSEC	EQU	*	Secondar	y Space Page T	ables	
				836							
2007000	00000000 0000000				* Addres		-FFFF common to all addr				
0007800	00000000 00000000 00000000 00001000			838 839		DC DC	X'00000000',X'00000000 X'00000000',X'00001000				
0007808				840		DC	X'00000000',X'00002000	' R=02000			
0007818				841		DC	X'00000000',X'00003000	' R=03000			
0007820				842		DC	X'00000000',X'00004000	' R=04000			
0007828				843		DC	X'00000000',X'00005000	' R=05000			
0007830				844		DC	X'00000000',X'00006000	R=06000			
0007838				845		DC	X'00000000',X'00007000	R=07000			
0007840				846		DC	X'00000000',X'00008000	R=08000			
00007848				847 848		DC DC	X'00000000',X'00009000 X'0000000',X'0000A000	' R=09000 ' R=0A000			
0007858				849		DC	X'00000000',X'0000B000	' R=0B000			
0007850				850		DC	X'00000000',X'0000C000	' R=0C000			
0007868				851		DC	X'00000000',X'0000D000	' R=0D000			
00007870				852		DC	X'00000000',X'0000E000	' R=0E000			
00007878	00000000 0000F000			853		DC	X'00000000',X'0000F000	' R=0F000	V=0F000		
				855	* Begin		dary space only storage				
00007880	00000000 00030000			856			X'00000000',X'00030000				
0007888				857		DC	X'00000000',X'00031000	R=31000			
0007890				858		DC	X'00000000',X'00032000	' R=32000			
0007898				859		DC	X'00000000',X'00033000	' R=33000			
0007840				860		DC DC	X'00000000',X'00034000				
000078A8 000078B0				861 862		DC	X'00000000',X'00035000 X'00000000',X'00036000	K=35000 ' R-36000	V=15000 V=16000		
00078B8				863		DC	X'00000000',X'00037000	' R=37000	V=10000 V=17000		
	00000000 00037000			864		DC	X'00000000',X'00038000		V=17000 V=18000		
00078C8	0000000 00039000			865		DC	X'00000000',X'00039000		V=19000		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				866		DC	X'00000000',X'0003A000	' R=3A000	V=1A000		
				867		DC	X'00000000',X'0003B000		V=1B000		
00078D0 00078D8							V100000001 V10003C000	D-2CAAA	1/ 10000		
00078D0 00078D8 000078E0	00000000 0003C000			868		DC	X'00000000',X'0003C000		V=1C000		
000078D0 000078D8 000078E0 000078E8	00000000 0003C000 00000000 0003D000			868 869		DC	X'00000000',X'0003D000	' R=3D000	V=1D000		
00078D0 00078D8 000078E0	00000000 0003C000 00000000 0003D000 00000000 0003E000			868				R=3D000 R=3E000	V=1D000 V=1E000		

ASMA Ver.	0.2.1	mvc	os-001.asm		Test N	IVCOS	Instruction	02	Feb 2021 15:57:29	Page	21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
00007900		00007900	00008000	873		ORG	STRTLABL+X'8000'				
		0008000	00000001	874 I	PAGHOM	EQU	*	Home Spa	ce Page Tables		
				875 ³ 876 ³		SES A	-FFFF common to all addre	sses snace	s VTRT=RFΔI		
0008000	00000000 00000000			877	Addics	DC	X'00000000',X'00000000'				
8008000	00000000 00001000			878		DC	X'00000000',X'00001000'	R=01000	V=01000		
00008010	00000000 00002000			879		DC	X'00000000',X'00002000'				
00008018 00008020	00000000 00003000			880		DC	X'00000000',X'00003000' X'00000000',X'00004000'		V=03000 V=04000		
00008028	00000000 00004000 00000000 00005000			881 882		DC DC	X'00000000',X'00005000'		V=04000 V=05000		
00008030	00000000 00006000			883		DC	X'00000000',X'00006000'		V=06000		
00008038	00000000 00007000			884		DC	X'00000000',X'00007000'	R=07000	V=07000		
00008040	00000000 00008000			885		DC	X'00000000',X'00008000'		V=08000		
00008048	00000000 00009000			886		DC	X'00000000',X'00009000'		V=09000		
00008050 00008058				887 888		DC DC	X'00000000',X'0000A000' X'00000000',X'0000B000'		V=0A000 V=0B000		
00008050				889		DC	X'00000000',X'0000C000'		V=0C000		
00008068	0000000 0000D000			890		DC	X'00000000',X'0000D000'		V=0D000		
00008070				891		DC	X'00000000',X'0000E000'	R=0E000	V=0E000		
00008078	00000000 0000F000			892		DC	X'00000000',X'0000F000'	R=0F000	V=0F000		
				894	* Begin		space only storage V-addr	s 10000-1F	FFF (V=R)		
0808000	00000000 00010000			895		DC	X'00000000',X'00010000'				
00008088 00008090	00000000 00011000 0000000 00012000			896 897		DC DC	X'00000000',X'00011000' X'00000000',X'00012000'		V=11000 V=12000		
00008098	00000000 00012000			898		DC	X'00000000',X'00013000'		V=12000 V=13000		
000080A0	00000000 00014000			899		DC	X'00000000',X'00014000'		V=14000		
8A08000	00000000 00015000			900		DC	X'00000000',X'00015000'	R=15000			
000080B0	00000000 00016000			901		DC	X'00000000',X'00016000'				
000080B8	00000000 00017000			902		DC	X'00000000',X'00017000'				
000080C0				903		DC	X'00000000',X'00018000'		V=18000		
000080C8 000080D0	00000000 00019000 00000000 0001A000			904 905		DC DC	X'00000000',X'00019000' X'00000000',X'0001A000'		V=19000 V=1A000		
0000000	00000000 0001A000			906		DC	X'00000000',X'0001B000'		V=1B000		
000080D8				907		DC	X'00000000',X'0001C000'		V=1C000		
	00000000 0001C000			207							
000080D8 000080E0 000080E8	00000000 0001D000			908		DC	X'00000000',X'0001D000'	R=1D000	V=1D000		
000080E0	00000000 0001D000						X'00000000',X'0001D000' X'00000000',X'0001E000' X'00000000',X'0001F000'	R=1D000 R=1E000	V=1D000 V=1E000		

ASMA Ver.	0.2.1	mvc	os-001.asm	Te	st MVCOS	Instruction		02 Feb 2021 15:57:29 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00008100 00009000		00008100	00009000	912 913 PAST		STRTLABL+X'90 0XL64		Primary ASN Second Table Entry
00009000 00009004 00009008	00000000 00000000 00000000 00004000			914 915 916	DC DC DC	A(0) A(0) A(0),A(SEGPRI	+0 4 [) 8	ATO AX,ATL Primary ASCE (same as CREG1)
00009010 00009014 00009018	00000000 00000000 00000000			917 918 919	DC DC DC	A(0) A(0) A(0)	16 20 24	ALD ASTESN LTD
0000901C 00009020 00009024	00000000 00000000 00000000			920 921 922	DC DC DC	A(0) A(0) A(0)	28 32 36	Ctl prog use Ctl prog use Ctl prog use
00009028 0000902C 00009030	00000000 00000000 00000000			923 924 925	DC DC DC	A(0) A(0) A(0)	40 44 48	unassigned ASTEIN unassigned
00009034 00009038 0000903C	00000000 00000000			926 927 928	DC DC DC	A(0) A(0) A(0)	58 56 60	unassigned unassigned unassigned
				930 * 931 * 932 *	Dispa	tchable Unit Co	ontrol Table	e (DUCT)
				933 * 934 * 935 *	Thi whe	s DUCT is used n in Access Reg	by the pringister mode	mary space programming in order to use the DU-AL.
00009040 00009100 00009100	0000000	00009040	00009100	936 937 DUCT 938	ORG DS DC	STRTLABL+X'91 0XL64 A(0) +0	100'	Dispatchable Unit Control Tbl BASTEO
00009104 00009108 0000910C	00000000 00000000 00000000			939 940 941	DC DC DC	A(0) 4 A(0) 8 A(0) 12		SSASTEO unassigned SSASTESN
00009110 00009114 00009118	00009200 00000000 00000000			942 DUAL 943 944	DC DC	A(DUAL) 16 A(0) 20 A(0) 24		DU-AL origin PSW key masks unassigned
0000911C 00009120 00009124	00000000 00000000 00000000			945 946 947	DC DC DC	A(0) 28 A(0) 32 A(0) 36		unassigned Return addr high Return addr low
00009128 0000912C 00009130	00000000 00000000 00000000			948 949 950	DC DC DC	A(0) 40 A(0) 44 A(0) 48		unassigned TRCB unassigned
00009134 00009138 0000913C	00000000 00000000 00000000			951 952 953	DC DC DC	A(0) 52 A(0) 56 A(0) 60		unassigned unassigned unassigned

ASMA Ver.	0.2.1	mvc	os-001.asm	Test M	NVCOS 1	Instruction		02 Feb 2021 15:57:29 Page	23
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				955 * 956 *	Dispa	atchable Unit	- Access Lis	t (DU-AL)	
				957 * 958 * 959 *	8 a	ccess list en	tries, only e	ntry 2 is valid (AR ALET = 2)	
00009140		00009140 00009200	00009200 00000001	960 961 DUAL	ORG EQU	STRTLABL+X'		DU Access List	
00009200	80000000 00000000 80000000 00000000			962 ALE0 963 ALE1 964 *	DC DC	X'80',15X'0 X'80',15X'0		ALE 0 invalid ALE 1 invalid	
00009220 00009220	00000000			965 ALE2 966	DS DC	0XL16 A(0)		ALE 2 -> HOME space I,FO,P,ALESN,ALEAX all 0	
00009224 00009228	00000000 00000000 0000000			967 968	DC DC	A(0) A(HASTEO)		unassigned Home space ASTE Origin	
0000922C	00000000			969 970 *	DC	A(0)		ASTESN seq # set to 0	
00009230	80000000 00000000			971 ALE3	DC	X'80',15X'0	0'	ALE 3 invalid	
00009240 00009250 00009260	80000000 00000000 80000000 00000000 80000000 00000000			972 ALE4 973 ALE5 974 ALE6	DC DC DC	X'80',15X'0 X'80',15X'0 X'80',15X'0	0'	ALE 4 invalid ALE 5 invalid ALE 6 invalid	
00009270	80000000 00000000			975 ALE7	DC	X'80',15X'0	0'	ALE 7 invalid	
				977 * 978 *	The H			's ALE entry above	
00009280 0000A000 0000A000	00000000	00009280	0000A000	979 980 HASTEO 981	ORG DS DC	STRTLABL+X' 0XL64 A(0)	4000' +0	Home ASN Second Table Entry ATO	
0000A004 0000A008 0000A010	00000000 00000000 00006000 00000000			982 983 984	DC DC DC	A(0) A(0),A(SEGH A(0)	4	AX,ATL Home ASCE (same as CREG13) ALD	
0000A014 0000A018 0000A01C	00000000 00000000 00000000			985 986 987	DC DC DC	A(0) A(0) A(0)	20 24 28	ASTESN LTD Ctl prog use	
0000A020 0000A024	00000000 00000000			988 989	DC DC	A(0) A(0)	32 36	Ctl prog use Ctl prog use	
0000A028 0000A02C 0000A030	00000000 00000000 00000000			990 991 992	DC DC DC	A(0) A(0) A(0)	40 44 48	unassigned ASTEIN unassigned	
0000A034 0000A038	0000000			993 994	DC DC	A(0) A(0)	58 56	unassigned unassigned	
0000A03C				995	DC	A(0)	60	unassigned	
		00000100	00000001	997 SECMODE			condary mode		
		00000300 00000200		998 HOMEMODE 999 ARMODE			me space mode ter AR mode		
			00002000	1001	END S	START			


			mvcos-001			iest m	VCO3 II	nstruct	LIOH				oz reb z	2021 15:57:29	Page	2
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES										
LE0	Χ	00009200	1	962												
LE1	Χ	00009210	1	963												
LE2	Χ	00009220	16	965												
LE3	Χ	00009230	1	971												
LE4	Χ	00009240	1	972												
LE5	Χ	00009250	1	973												
LE6	Χ	00009260	1	974												
LE7	Χ	00009270	1	975												
IRØ	U	0000000	1	22	331											
R1	U	00000001	1	23	565	602	603	604	605							
R10	U	000000A	1	32												
R11	U	0000000B	1	33												
R12	U	000000C	1	34												
R13	U	000000D	1	35												
R14	U	000000E	1	36												
\R15	U	0000000F	1	37	331											
R2	U	00000002	1	24												
iR3	U	0000003	1	25												
R4	U	00000004	1	26												
R5	U	00000005	1	27	425	603										
R6	U	00000006	1	28	482	608										
AR7	U	00000007	1	29												
R8	U	8000000	1	30												
R9	U	00000009	1	31												
REGS	F	00002530	4	743	331											
RMODE	U	00000200	1	999	349	532										
SC010	U	00002094	1	373	582											
SCA	U	00000001	1	774	389	398	446	455	535	547						
SCAR	U	00000040	1	770	410	467										
SCHOM	U	000000C0	1	772	646	648	387	393	409	444	450	466				
SCK	U	00000002	1	773												
SCPRI	U	0000000	1	769												
SCSEC	U	00000080	1	771												
BADMVCOS	Χ	00002470	8	718	561											
EGIN000	U	000021EA	1	524	514											
CHK010	U	00002218	1	541	536											
CHK020	U	00002238	1	554	548											
CHK100	U	00002252	1	563	560											
ONTROL	F	00002584	4	756												
CR0	U	00000000	1	38	332											
R1	U	00000001	1	39												
R10	U	0000000A	1	48												
R11	U	0000000B	1	49												
R12	U	000000C	1	50												
CR13	U	000000D	1	51												
R14	U	0000000E	1	52 53	222											
R15	U	0000000F	1	53	332											
CR2	U	00000002	1	40												
CR3	U	00000003	1	41												
R4	U	00000004	1	42												
R5 R6	U U	00000005 00000006	1	43												
		иииииии	1	44												


SMA Ver. 0.2.1			mvcos-001					nstruct	± 011	02 100 2	021 15:57:29	1 486	25
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES							
R7	U	00000007	1	45									
R8	U	80000008	1	46									
R9	U	00000009	1	47									
REG0	X	000024B0	4	726									
REG1	X	000024B8	4	727									
REG10	X	00002500	4	736									
REG11	X	00002508	4	737									
REG12	X	00002510	4	738									
REG13	X	00002518	7	739									
REG14	X	00002518	4	749									
REG15		00002528	4	740 741									
	X		4										
REG2	X	000024C0	4	728									
REG3	X	000024C8	4	729									
REG4	X	000024D0	4	730									
REG5	X	000024D8	4	731									
REG6	X	000024E0	4	732									
REG7	X	000024E8	4	733									
REG8	X	000024F0	4	734									
REG9	X	000024F8	4	735									
REGS	D	000024B0	8	725	332								
UAL	U	00009200	1	961	942								
UALD	Α	00009110	4	942									
UCT	Χ	00009100	64	937	728								
XTNPSW	Χ	000001B0	16	296									
AILTEST	I	000022B6	4	596	590	592	594						
ALET	F	00002574	4	745	481	489							
KEY000	U	000021C4	1	504	574								
RMA000	U	0000212C	1	438	578								
RMAS000	Ū	00002154	1	454	577								
RMAS200	Ü	00002182	1	471	447	456							
RMAS210	Ü	0000218E	$\bar{1}$	476	469								
RMAS220	Ü	00002192	1	480	576								
RMAS230	Ü	00002132	1	488	485								
RMAS290	Ü	000021AC	1	491	468	474							
ROMHOM	C	00002140	16	716	347	7/7							
ROMPRI	C	00002440	16	714	339	557							
ROMSEC	C	00002440	16	714	343	557							
ETALET	T	00002450 000022CA	10	607	555								
ALT	X	000022CA	8	721	664								
ASTEO	X	000024A0	_	980	968								
			64										
OMEMODE	U	00000300	1	998	345								
OMPG1	C	00002420	16	711	346								
OMPG2	1	00002430	16	712									
MAGE	1	00000000	41024	769									
EY	U	00000100	1	768	633								
VCOS	Ū	000021FC	1	530	633								
VC0S001	J	00000000	41024	280									
VCOSOK	Р	00000200	4	303	564	589							
EXTTEST	U	0000226A	1	573	516	656	658						
AC1	Н	00002584	2	757									
AC1A	U	00010000	1	760	383	385	409	410	644				
AC1K	U	00020000	1	759	497	499	631						

SMA Ver. 0.2.1			mvcos-001				vCO3 II	nstruct	.1011				UZ FED	ZUZI	15:57:	29 P	age	26
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
AC1KEY	U	10000000	1	758	497	499												
AC2	Н	00002586	2	761														
AC2A	U	00000001	1	764	440	442	466	467	644									
AC2K	U	00000002	1	763	506	508	631											
AC2KEY	Ū	00001000	1	762	506	508												
AGHOM	Ü	0008000	1	874	793													
AGPRI	Ü	00007000	1	796	787													
AGSEC	Ü	00007800	1	835	790													
ASTEO	X	00007000	64	913	731													
GM04	Û	00003000 000022F4	1	629	/ / 1													
GM13	IJ	00002214	1	638	625													
	U		1	651	647													
GM13CT		00002346	_															
GMEXIT	U	0000234C	1	654	636													
GMFLIH	U	000022E4	1	623	298	C 2 C												
GMINTC	X	0000008C	4	288	624	626												
GMNPSW	X	000001D0	4	298														
GMOPSW	X	00000150	16	292	633	641												
GMSTOP	U	0000235A	1	663	627	632	634	640	642	645	649							
IC04	Р	00000204	4	304	591	635												
IC13	Р	00000208	4	305	593	652												
RIPG1	C	000023E0	16	707	338	567												
RIPG2	C	000023F0	16	708														
SWASC	Χ	00002599	1	782	353	374	377	416	473	512	534	546						
SWSTATE	Χ	00002598	1	781	356	363	364											
0	U	0000000	1	6	323	327	350	382	385	386	387	389	393	398	401	404	405	
					408	439	442	443	444	446	450	455	458	461	462	465	496	
					499	500	505	508	509	535	537	542	547	550	555	630	643	
					646	648												
1	U	00000001	1	7	325	327	328	364	365	374	375	376	377	382	383	384	386	
_			_	•	401	402	403	405	408	409	410	424	425	426	427	429	432	
					439	440	441	443	458	459	460	462	465	466	467	481	482	
					483	484	486	489	496	497	498	500	505	506	507	509	525	
					526	528	529	533	534	537	538	539	542	543	559	568	323	
10	U	000000A	1	16	407	415	422	579	<i>J J T</i>	557	550		J72	343	333	300		
11	IJ	0000000A	1	17	388	396	580	313										
12	U	0000000B	1	18	380	581	300											
13	U	0000000C	1	19	372	582												
	U		1															
14	U	0000000E	_	20	361	583	214	215										
15	U	0000000F	1	21	312	313	314	315	Г11	F12	Г1Г	гаг	ГЛГ	ГЛС	ГГО	гг1	ггэ	
2	U	00000002	1	8	317	321	324	329	511	512	515	525	545	546	550	551	552	
		0000000	4	•	555	556	557	559	565	566	567	568	607	608	609	610		
3	U	00000003	1	9	318	503	574											
4	U	00000004	1	10	320	321	494	575										
5	U	00000005	1	11	335	338	342	346	529									
6	U	00000006	1	12	336	339	343	347	529									
7	U	00000007	1	13	464	472	479	576										
8	U	80000008	1	14	445	453	577											
9	U	00000009	1	15	437	578												
ESTART	Χ	000001A0	4	295														
ACIDX	Χ	00002588	4	776	525													
	Ü	00000100	1	997	341													
ECMODE			_	- <del>-</del> -														
ECMODE ECPG1	Č	00002400	16	709	342													

SETAR I SKIP001 U START I STATE000 U STRTLABL U SVCFLIH U SVCINTC X SVCNPSW X SVCOPSW X SVCSTATE I	00002410 00006000 00004000 00005000 0000201C 000022BA 00002090 00002000 0000207E 00000000 000022DA 000000088 000001C0 00000140 0000208E 00002578	LENGTH  16 4 4 4 4 11 2 11 1 4 4 16	710 793 787 790 327 602 369 312 362 281 615 287 297	739 727 733 329 542 366 295 583 286 960 297	983 916 315 290 979	1001 294 282	302										
EGHOM X EGPRI X EGSEC X ET000 I ETAR I KIP001 U TART I TATE000 U TRTLABL U  VCFLIH U VCINTC X VCNPSW X VCOPSW X VCSTATE I	0006000 0004000 00005000 0000201C 000022BA 00002090 0000207E 00000000 000022DA 00000000 00001C0 0000140 0000208E 00002578	4 4 4 4 1 2 1 1 1	793 787 790 327 602 369 312 362 281	727 733 329 542 366 295 583 286 960 297	916 315 290	294	302										
SEGPRI X SEGSEC X SET000 I SETAR I SKIP001 U START I STATE000 U STRTLABL U SVCFLIH U SVCINTC X SVCNPSW X SVCOPSW X SVCSTATE I	00004000 00005000 0000201C 000022BA 00002090 0000207E 00000000 000022DA 0000022DA 000001C0 0000140 000028E 00002578	4 4 4 1 2 1 1 4 4	787 790 327 602 369 312 362 281 615 287	727 733 329 542 366 295 583 286 960 297	916 315 290	294	302										
SEGSEC X SET000 I SETAR I SKIP001 U START I STATE000 U STRTLABL U SVCFLIH U SVCINTC X SVCNPSW X SVCOPSW X SVCSTATE I	0005000 000201C 000022BA 00002090 0000207E 00000000 00022DA 000022DA 000001C0 0000140 000028E 00002578	4 4 4 1 2 1 1 1 4 4	790 327 602 369 312 362 281 615 287	733 329 542 366 295 583 286 960 297	315 290	294	302										
SET000 I SETAR I SKIP001 U START I STATE000 U STRTLABL U SVCFLIH U SVCINTC X SVCNPSW X SVCOPSW X SVCSTATE I	0000201C 000022BA 00002090 0000207E 00000000 000022DA 00000088 000001C0 00000140 0000208E 00002578	1 1 4 4	327 602 369 312 362 281 615 287	329 542 366 295 583 286 960 297	290	294	302										
SKIP001 U START I STATE000 U STRTLABL U SVCFLIH U SVCINTC X SVCNPSW X SVCOPSW X SVCSTATE I	000022BA 00002090 0000207E 00000000 00022DA 00000088 000001C0 0000140 0000208E 00002578	1 1 4 4	602 369 312 362 281 615 287	542 366 295 583 286 960 297	290	294	302										
START I STATE000 U STRTLABL U  SVCFLIH U SVCINTC X SVCNPSW X SVCOPSW X SVCSTATE I	00002090 00002000 0000207E 00000000 000022DA 00000088 000001C0 00000140 0000208E 00002578	1 1 4 4	369 312 362 281 615 287	366 295 583 286 960 297	290	294	302										
START I STATE000 U STRTLABL U  SVCFLIH U SVCINTC X SVCNPSW X SVCOPSW X SVCSTATE I	00002000 0000207E 00000000 000022DA 00000088 000001C0 00000140 0000208E 00002578	1 1 4 4	312 362 281 615 287	295 583 286 960 297	290	294	302										
START I STATE000 U STRTLABL U  SVCFLIH U SVCINTC X SVCNPSW X SVCOPSW X SVCSTATE I	00002000 0000207E 00000000 000022DA 00000088 000001C0 00000140 0000208E 00002578	1 1 4 4	312 362 281 615 287	295 583 286 960 297	290	294	302										
STATE000 U STRTLABL U  SVCFLIH U SVCINTC X SVCNPSW X SVCOPSW X SVCOPSW I	0000207E 00000000 000022DA 00000088 000001C0 00000140 0000208E 00002578	1 1 4 4	362 281 615 287	583 286 960 297	290	294	302										
STRTLABL U  SVCFLIH U  SVCINTC X  SVCNPSW X  SVCOPSW X  SVCSTATE I	00000000 000022DA 00000088 000001C0 00000140 0000208E 00002578	4 4	281 615 287	286 960 297			302										
SVCFLIH U SVCINTC X SVCNPSW X SVCOPSW X SVCSTATE I	000022DA 00000088 000001C0 00000140 0000208E 00002578	4 4	615 287	960 297				311	786	789	792	795	834	873	912	936	
SVCINTC X SVCNPSW X SVCOPSW X SVCSTATE I	00000088 000001C0 00000140 0000208E 00002578	4 4	287	297	,,,	/X/	302	J	, 00	, 05	,,,_	, , ,	051	0,5	712	,,,,	
SVCINTC X SVCNPSW X SVCOPSW X SVCSTATE I	00000088 000001C0 00000140 0000208E 00002578	4 4	287			202											
SVCNPSW X SVCOPSW X SVCSTATE I	000001C0 00000140 0000208E 00002578	4		513	616	639	655										
SVCOPSW X SVCSTATE I	00000140 0000208E 00002578	•	74/	713	010	033	033										
SVCSTATE	0000208E 00002578	10	291	616	617												
	00002578	2	368	365	017												
		4	746	424	432												
	10000000000000000000000000000000000000	8	746	596	432												
	00002480	0															
TESTGOOD X	00002490	8	720	595													
TKEY000 U	000021B0	1	495	575													
T0A000 U	000020A8	1	381	581													
TOAS000 U	000020D0	1	397	580													
TOAS200 U	000020FE	1	414	390	399												
TOAS210 U	0000210A	1	419	412													
TOAS220 U	0000210E	1	423	579													
TOAS230 U	00002124	1	431	428													
TOAS290 U	00002128	1	434	411	417												
VADDRFRM X	00002580	4	752	336													
VADDRTO X	0000257C	4	748	335	543												
WORK F	00002570	4	744	630	631	643	644										
=A(ASCHOM) A	00002394	4	684	450	460												
=A(ASCHOM*65536) A	00002374	4	676	393	403												
=A(MVCOS) A	000023C8	4	697	633	641												
=A(OAC1A) A	00002368	4	673	383	384												
=A(OAC1A+ASCAR*65536)																	
Á	00002380	4	679	410													
=A(OAC1A+ASCHOM*65536)																	
A	0000237C	4	678	409													
=A(OAC1A+OAC2A) A	000023CC	4	698	644													
=A(OAC1K+OAC2K) A	000023C4	4	696	631													
=A(OAC1KEY+OAC1K)	33332361	r	020														
A	000023A0	4	687	497	498												
=A(OAC2A) A	00002388	4	681	440	441												
=A(OAC2A+ASCAR) A	0000230C	4	686	467													
=A(OAC2A+ASCHOM) A	00002398		685	466													
=A(OAC2KEY+OAC2K)	0002370	-	000	<del>-</del> 00													
-A(OACZKET+OACZK)	000023A8	4	689	506	507												
A A(X'FFFFFFFF'-(ASCHON=		4	000	500	507												
	00002370	4	675	387	404												
A =A(X'FFFFFFFF'-ASCHOM)		4	0/3	507	404												
-A(A IIIFFFFF -A3CHUM)	00002390	Л	602	444	461												
A -A/V'EEEEEEEE' 04C14\	00002390	4	683	444	401												
=A(X'FFFFFFFF'-OAC1A)																	

ASMA Ver. 0.2.1			mvcos-001	.asm	-	Test MV	COS Instruction		02 Feb 2	2021 15:57:	29	Page	28
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES							
	Α	0000236C	4	674	385								
=A(X'FFFFFFFF'-0													
	Α	000023A4	4	688	499								
=A(X'FFFFFFFF'-0	OAC2A)		_										
A/VIEEEEEE	A	0000238C	4	682	442								
=A(X'FFFFFFFF'-0	_		1	690	508								
=F'0'	A F	000023AC 000023B8	4 4	693	602								
=F'1'	F	000023BC	4	694	604								
 =F'2'	F	000023C0	4	695	605								
=F'3'	F	00002384	4	680	427	484							
=P'1'	Р	000023D6	1	703	564	635	652						
=P'1152'	P	000023D7	3	704	591								
=P'384' =P'92'	P	000023D0	2	699	589								
=P 92 =X'0000000C'	P X	000023D2 00002364	Z 1	700 672	593 376								
=X'000000C0'	X	00002304 000023B4	4	692	551								
=X'00400000'	X	00002378	4	677	402								
=X'00C00000'	X	000023B0	4	691	538								
=X'04'	Х	000023D4	1	701	333								
=X'0C'	X	000023D5	1	702	515								
=X'10031003'	Χ	00002360	4	671	350								





SMA Ver. 0.2.1	mvcos-001.asm	Test MVCOS Instruction	02 Feb 2021 15:57:29 Page	31
STMT	FI	LE NAME		
c:\Users\Fish\Docume	nts\Visual Studio 2008\Proj	ects\MyProjects\ASMA-0\mvcos-001\mvc	cos-001.asm	
* NO ERRORS FOUND **				