```
ASMA Ver. 0.2.1
                        CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                                                                    08 Mar 2022 13:54:16 Page
 LOC
          OBJECT CODE
                          ADDR1
                                  ADDR2
                                          STMT
                                            3 *
                                            4 *
                                                         CLC, CLCL, MVCIN and TRT instruction tests
                                            5 *
                                            6 *********************
                                            7 *
                                            8 *
                                                This program tests proper functioning of the CLCL, MVCIN and TRT
                                            9 *
                                                instructions. It also optionally times them.
                                           10 *
                                           11 *
                                                PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
                                           12 *
                                                obvious coding errors. None of the tests are thorough. They are
                                           13 *
                                                NOT designed to test all aspects of any of the instructions.
                                           14 *
                                           16 *
                                           17 *
                                                Example Hercules Testcase:
                                           18 *
                                           19 *
                                           20 *
                                                   *Testcase CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                           21 *
                                           22 *
                                                   archlvl
                                                             390
                                           23 *
                                                   mainsize
                                                             2
                                           24 *
                                                   numcpu
                                                             1
                                           25 *
                                                   sysclear
                                           26 *
                                           27 *
                                                             "$(testpath)/CLCL-et-al.core"
                                                   loadcore
                                           28 *
                                           29 *
                                                               21fd=ff # (enable timing tests too!)
                                                   ##r
                                           30 *
                                                                       # (TIMING too test duration)
                                                   ##runtest
                                                               150
                                           31 *
                                                                     # (NON-timing test duration)
                                                   runtest
                                           32 *
                                           33 *
                                                   *Done
                                           34 *
                                           35 *
                                           36 **********************
```

ASMA Ver.	0.2.1	CLCL-et-al	(Test CL	CL, MVCIN and	TRT instructions)	08 Mar 2022 13:54:16 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				38 3419	PRINT OFF PRINT ON		
				3422 *	SATK prolog stuff	************	
				3425	ARCHLVL ZARCH=NO,MNC		
				3427+\$AL 3428+\$ALR 3429+\$B	OPSYN AL OPSYN ALR OPSYN B		
				3430+\$BAS 3431+\$BASR 3432+\$BC	OPSYN BAS OPSYN BASR OPSYN BC		
				3433+\$BCTR 3434+\$BE	OPSYN BCTR OPSYN BE		
				3435+\$BH 3436+\$BL 3437+\$BM	OPSYN BH OPSYN BL OPSYN BM		
				3438+\$BNE 3439+\$BNH 3440+\$BNL	OPSYN BNE OPSYN BNH OPSYN BNL		
				3441+\$BNM 3442+\$BNO	OPSYN BNM OPSYN BNO		
				3443+\$BNP 3444+\$BNZ 3445+\$BO	OPSYN BNP OPSYN BNZ OPSYN BO		
				3446+\$BP 3447+\$BXLE 3448+\$BZ	OPSYN BP OPSYN BXLE OPSYN BZ		
				3449+\$CH 3450+\$L	OPSYN CH OPSYN L		
				3451+\$LH 3452+\$LM 3453+\$LPSW	OPSYN LH OPSYN LM OPSYN LPSW		
				3454+\$LR 3455+\$LTR 3456+\$NR	OPSYN LR OPSYN LTR OPSYN NR		
				3457+\$SL 3458+\$SLR	OPSYN SL OPSYN SLR		
				3459+\$SR 3460+\$ST 3461+\$STM	OPSYN SR OPSYN ST OPSYN STM		
				3462+\$X 3463+\$AHI 3464+\$B	OPSYN X OPSYN AHI OPSYN J		
				3465+\$BC 3466+\$BE	OPSYN BRC OPSYN JE		
				3467+\$BH 3468+\$BL 3469+\$BM	OPSYN JH OPSYN JL OPSYN JM		
				3470+\$BNE	OPSYN JNE		

	0.2.1				TRT instructions)	08 Mar 2022 13:54:16 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3471+\$BNH	OPSYN JNH		
				3472+\$BNL 3473+\$BNM	OPSYN JNL OPSYN JNM		
				3473+\$BNO	OPSYN JNO		
				3475+\$BNP	OPSYN JNP		
				3476+\$BNZ 3477+\$BO	OPSYN JNZ OPSYN JO		
				3477+3BO 3478+\$BP	OPSYN JP		
				3479+\$BXLE	OPSYN JXLE		
				3480+\$BZ 3481+\$CHI	OPSYN JZ OPSYN CHI		
				3401+\$C111	OFSTN CIT		

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and TI	RT ins	tructions)	08 Mar 2022 13:54:16 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
							**********
				3484 *			CSECT in the CODE region
				3485 * 3486 ******	with : *****	the location coun *********	ter at 0 ******************************
				3488 CLCLetal			
0000000	00040000 00000000	00000000	00003000	3489+CLCLetal			CA hit Dootset TCD Took New DCH
00000000	000A0000 00000008	00000008	00000058	3491+ 3492+	PSW ORG	0,0,2,0,X'008' CLCLetal+X'058'	64-bit Restart ISR Trap New PSW
00000058	000A0000 00000018	00000008	00000058	3494+	PSW	0,0,2,0,X'018'	64-bit External ISR Trap New PSW
00000000	000A0000 00000010			3495+	PSW		64-bit Supervisor Call ISR Trap New PSW
	000A0000 00000028			3496+	PSW	0,0,2,0,X'028'	64-bit Program ISR Trap New PSW
00000070	000A0000 00000030			3497+	PSW	0,0,2,0,X'030'	64-bit Machine Check Trap New PSW
	000A0000 00000038			3498+		0,0,2,0,X'038'	64-bit Input/Output Trap New PSW
00000080		00000080	00000200	3499+	ORG	CLCLetal+512	
					*****	******	**********
				3502 *	Creat	e IPL (restart) P	SW
				3503 ******	*****	******	***********
				3505	ASAIP		
00000200		00000200	00000000	3506+	ORG	CLCLetal	
0000000	00080000 00000200	0000000	00000000	3507+	PSW		
80000008		00000008	00000200	3508+	ORG	CLCLetal+512	Reset CSECT to end of assigned storage area

ASMA Ver.	0.2.1	CLCL-et-al (Test	CLCL, MVCIN and TRT in	structions)	08 Mar 2022 13:54:16 Page 5
LOC	OBJECT CODE	ADDR1 ADDR2	STMT		
			3511 * 3512 *********** 3513 *	The actual "CLC	**************************************
			3515 * Addressing 3516 * Register U: 3517 *	Mode: 31-bit sage:	
			3519 * R1 : 3520 * R2	irst base registé	/ ENADEV and RAWIO macros er ENADEV and RAWIO macros
			3522 * R4 3523 * R5-R7 3524 * R8 3525 * R9	IO work register u (work) DRB pointer Second base regist	used by ENADEV and RAWIO
			3527 * R14 5 3528 * R15 5 3529 *	(work) Subroutine call Secondary Subrouti	
			3530 ********	*******	***********
00000200 00000200 00000200 00000200		00000000 00000200 00001200 00000000	3533 USING 3534 USING 3535 USING	G BEGIN+4096,R9 G IOCB,R3	Low core addressability FIRST Base Register SECOND Base Register SATK Device I/O Control Block
00000200		00000000	3536 USING	G ORB,R8	ESA/390 Operation Request Block
00000200	0520			R2,0	Initalize FIRST base register
00000202 00000204	0620 0620			R2,0 R2,0	Initalize FIRST base register Initalize FIRST base register
	4190 2800 4190 9800	000008 000008	00 3542 LA 00 3543 LA	R9,2048(,R2) R9,2048(,R9)	Initalize SECOND base register Initalize SECOND base register
0000020E	45E0 91E8	000013	3546 *	R14,INIT	Initalize Program
	45E0 2052 45E0 2108 45E0 21E2 45E0 2228	000002 000003 000003 000004	3548 * 52 3549 BAL 68 3550 BAL 62 3551 BAL	R14,TEST01 R14,TEST02 R14,TEST03 R14,TEST04	Test CLC instruction Test CLCL instruction Test MVCIN instruction Test TRT instruction
00000222 00000226 0000022A	45E0 22D0 45E0 25B2 45E0 29E8	000004 000007 00000B	3553 * 00 3554 BAL 32 3555 BAL 38 3556 BAL	R14,TEST91 R14,TEST92 R14,TEST93	Time CLC instruction (speed test) Time CLCL instruction (speed test) Time MVCIN instruction (speed test)
	45E0 2C8E 45E0 2F3E	00000E 000011	BE 3557 BAL 3558 * BE 3559 BAL	R14,TEST94 R14,TEST95	Time TRT instruction (speed test) Test CLCL page fault handling

ASMA Ver.	0.2.1	CLCL-et-al (	Test CLC	L, MVCIN and	d TRT ins	tructions)	08 Mar 2022 13:54:16 Page 6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
							**********
				3562 *	Test	for normal or u	nexpected test completion
				3563 *****	*****	******	*************
00000236	9500 9FFD	0	00021FD	3565	CLI	TIMEOPT,X'00'	Normal (non-timing) run?
0000023A	4770 9238	0	0001438	3566	BNE	ЕОЈ	No, timing run; just go end normally
0000023E	9595 9FFE	0	00021FE	3568	CLI	TESTNUM,X'95'	Did we end on expected test?
00000242	4770 9268	0	0001468	3569	BNE	FAILTESŤ	No?! Then FAIL the test!
00000246	9510 9FFF	0	00021FF	3571	CLI	SUBTEST, X'10'	Did we end on expected SUB-test?
0000024A	4770 9268	0	0001468	3572	BNE	FAILTESŤ	No?! Then FAIL the test!
0000024E	47F0 9238	0	0001438	3574	В	ЕОЈ	Yes, then normal completion!

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	structions)	08 Mar 2022 13	:54:16 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3621 * 3622 **	Neith	ner cross (256 bytes)			
000002BE 000002C2	92FF 9FFF 9856 9468		000021FF 00001668	3623 * 3624 3625	MVI LM	SUBTEST,X'FF' R5,R6,CLC256			
000002C6 000002CC	D5FF 5000 6000 47D0 9268	00000000	00000000 00001468	3626 3627 3628 *	CLC BNH	0(256,R5),0(R6) FAILTEST	(see INIT; CLC256:	op1 > op2)	
				3629 ** 3630 *	Both	cross			
000002D0	9222 9FFF		000021FF	3631	MVI	SUBTEST,X'22'			
000002D4	9856 9448		00001648	3632	LM	R5,R6,CLCBOTH			
000002D8	D5FF 5000 6000	00000000	00000000	3633	CLC	0(256,R5),0(R6)			
000002DE	4770 9268		00001468	3634	BNE	FAILTEST			
				3635 * 3636 ** 3637 *	Only	op1 crosses			
000002E2	9210 9FFF		000021FF	3638	MVI	SUBTEST,X'10'			
000002E6	9856 9470		00001670	3639	LM	R5,R6,CLCOP1			
000002EA	D5FF 5000 6000	0000000	00000000	3640	CLC	0(256,R5),0(R6)			
000002F0	47D0 9268		00001468	3641 3642 *	BNH	FAILTEST	(see INIT; CLCOP1:	op1 > op2)	
				3643 **	Only	op2 crosses			
				3644 *					
000002F4	9220 9FFF		000021FF	3645	MVI	SUBTEST,X'20'			
000002F8	9856 9450		00001650	3646	LM	R5,R6,CLCOP2			
000002FC	D5FF 5000 6000	0000000	00000000	3647	CLC	0(256,R5),0(R6)			
00000302	4770 9268		00001468	3648 3649 *	BNE	FAILTEST			
00000306	07FE			3650	BR	R14			

DOC   OBJECT CODE   ADDR1   ADDR2   STMT   3653	ASMA Ver.	0.2.1	CLCL-et-al (Test	CLCL, MVC	CIN and TRT in	structions)	08 Mar 2022 13:54:16 Page	9
3653 * TEST02 Test CLCL instruction 3654 *	LOC	OBJECT CODE	ADDR1 ADDR	2 STMT				
3657   3658   3658   3659   3659   3659   3659   3659   3659   3659   3659   3659   3659   3659   3659   3659   3659   3659   3661   3661   3661   3662   3661   3662   3667   3661   3662   3661   3662   3661   3662   3661				3653	* TEST	a2	Test CLCL instruction	
3658 **   3659 *   3669   3669   3660   3661   ALR   RS, R6, CLCL4   test Op1 address and length   3660   3661   ALR   RS, R6   Point past last byte   3660   3661   ALR   RS, R6   Point past last byte   3660   3661   ALR   RS, R6   Point past last byte   3662   BCTR   RS, 0   Backup to last byte   3663   WIV   0 (RS), X'FF'   Force unequal compare (op1 high)   3663   WIV   0 (RS), X'FF'   Force unequal compare (op1 high)   3664   ALR   RS, R6, CLCL0P1   Same thing for CLCL0P1 test   3665   BCTR   RS, 0   "   3666   ALR   RS, R6, CLCL0P1   Same thing for CLCL0P1 test   3666   BCTR   RS, 0   "   3666   BCTR	00000308	9202 9FFE	00002			TESTNUM,X'02'		
00000310   1E56   3661				3658	** Init:	ialize test para	meters	
00000314         92FF 5000         00000000         3663 ***         MVI 0(R5),X'FF' Force unequal compare (op1 high)           00000315         00000316         1556         00000316         0650         3666 **         LM R5,R6,CLCL0P1 (same thing for CLCL0P1 test)           00000310         0000         0000         3666 **         BCTR R5,0         "         "           00000324         92FF 5000         00000000         3667 **         MVI 0(R5),X'FF' "         "           00000325         9856 9EB4 **         00000000000         3673 **         ALR R5,R6         CLCL8 test ===> OP2 <===	00000310	1E56	00002	3661	ALR	R5, R6	Point past last byte	
00000318 9856 9EBC 000020BC 3665 LM R5,R6,CLCL0P1 (same thing for CLCL0P1 test) 0000031E 0650 3666 BCTR R5,0 " 0000031D 92FF 5000 0000000 3668 MVI 0(R5),X'FF' " 00000320 92FF 5000 0000000 3668 MVI 0(R5),X'FF' " 00000320 92FF 5000 0000000 3671 ALR R5,R6,CLCL8+8 CLCL8 test ==> OP2 <== 00000320 92FF 5000 0000000 3673 MVI 0(R5),X'FF' ==> OPERAND-2 high (OP1 LOW) <== 00000320 92FF 5000 0000000 3673 MVI 0(R5),X'FF' ==> OPERAND-2 high (OP1 LOW) <== 00000330 9201 9FFF 000021FF 3677 MVI SUBTEST,X'01' 00000330 9201 9FFF 00001468 3680 BNF FAILTEST 00000331A 4770 9268 00001468 3680 BNF FAILTEST 00000334 4750 91FA 000013FA 3682 BA R15,ENDCLCL 00000346 9202 9FFF 000021FF 3686 MVI SUBTEST,X'02' 00000334 98AD 9F4C 0000216C 3681 LA R5,ECLCL2 00000354 4750 9268 00001468 3689 BNF FAILTEST 00000355 9204 9FFF 000021FF 3686 MVI SUBTEST,X'02' 00000356 98AD 9E9C 0000216C 3690 LA R5,ECLCL2 00000356 98AD 9E9C 000021FF 3696 MVI SUBTEST,X'02' 00000360 98AD 9E9C 000021FF 3696 MVI SUBTEST,X'02' 00000356 09AD 9E9C 000021FF 3696 MVI SUBTEST,X'04' 00000356 09AD 9E9C 000021FF 3696 MVI MI SUBTEST,X'04' 00000356 09AD 9E9C 000021FF 3696 MVI MI SUB			00000	000 3663	MVI			
0000031E   0650   00000000   3667   8CTR   R5,0   "   00000000   3668   MVI   0(R5),YFF'   "   "			00002	OBC 3665	LM		. (same thing for CLCLOP1 test)	
00000324         9856 9EB4         000020B4         3670 ALR R5,R6,CLCL8+8 CLCL8 test ===> OP2 <===	0000031E	0650	00000	3667 3668	BCTR MVI	R5,0	11 11	
October   Octo			00002	9B4 3670	LM		CLCL8 test ===> OP2 <===	
3675 **   Neither cross (one byte)   3676 **   3676 **   3676 **   3677   MVI   SUBTEST, X'01'   00000334   98AD 9E3C   0000203C   3678   LM   R10, R13, CLCL1   CLC   R10, R12   CLC   R10, R13, CLC   R10, R13, CLC   R10, R13   CLC   R10, R12   CLC   R10, R13	0000032A	0650	00000	3672 3673	BCTR MVI	R5,0	===> OPERAND-2 high (OP1 LOW) <===	
0000334 98AD 9E3C 0000203C 3678 LM R10,R13_CLCL1 0000033A 4770 9268 00001468 3680 BNE FAILTEST 0000033A 4770 9E8C 000020DC 3681 LA R5,ECLCL1 00000342 45F0 9IFA 000021FF 3686 MVI SUBTEST,X'02' 00000344 98AD 9E4C 0000204C 3687 LM R10,R13_CLCL2 00000354 4150 9EEC 00001468 3689 BNE FAILTEST 00000354 4150 9EEC 00001468 3689 BNE FAILTEST 00000354 45F0 9IFA 00001468 3689 BNE FAILTEST 00000356 4700 9EEC 0000146A				3675	** Neit	her cross (one b	yte)	
00000338				1FF 3677	MVI			
0000033E 4150 9EDC 000020DC 3681			00002					
0000342 45F0 91FA								
3685 * 00000346 9202 9FFF 000021FF 3686 MVI SUBTEST,X'02' 0000034A 98AD 9E4C 0000204C 3687 LM R10,R13,CLCL2 00000350 4770 9268 00001468 3689 BNE FAILTEST 00000354 4150 9EEC 000020EC 3690 LA R5,ECLCL2 00000358 45F0 91FA 000013FA 3691 BAL R15,ENDCLCL 3692 * 3693 ** Neither cross (four bytes) 3693 ** (inequality on last byte of op1) 3695 * 0000035C 9204 9FFF 000021FF 3696 MVI SUBTEST,X'04' 00000360 98AD 9E9C 0000209C 3697 LM R10,R13,CLCL4 00000364 0FAC 3698 CLCL R10,R12 00000366 47D0 9268 00001468 3699 BNH FAILTEST (see INIT; CLCL4: op1 > op2)				3682	BAL			
0000034A 98AD 9E4C 0000204C 3687 LM R10,R13,CLCL2 0000034E 0FAC 00001468 3689 BNE FAILTEST 00000350 4770 9268 00001468 3689 BNE FAILTEST 00000354 4150 9EEC 000020EC 3690 LA R5,ECLCL2 00000358 45F0 91FA 000013FA 3691 BAL R15,ENDCLCL 3692 * 3693 ** Neither cross (four bytes) 3694 ** (inequality on last byte of op1) 3695 * 0000035C 9204 9FFF 000020FC 3696 MVI SUBTEST,X'04' 00000360 98AD 9E9C 000020FC 3697 LM R10,R13,CLCL4 00000366 0FAC 3698 CLCL R10,R12 00000366 47D0 9268 00001468 3699 BNH FAILTEST (see INIT; CLCL4: op1 > op2)						her cross (two b	ytes)	
000034E 0FAC								
0000350 4770 9268			00002					
00000354 4150 9EEC			00001					
00000358 45F0 91FA								
3694 ** (inequality on last byte of op1) 3695 *  0000035C 9204 9FFF 000021FF 3696 MVI SUBTEST,X'04' 00000360 98AD 9E9C 0000209C 3697 LM R10,R13,CLCL4 00000364 0FAC 3698 CLCL R10,R12 00000366 47D0 9268 00001468 3699 BNH FAILTEST (see INIT; CLCL4: op1 > op2)				3691	BAL			
00000360 98AD 9E9C 0000209C 3697 LM R10,R13,CLCL4 00000364 0FAC 3698 CLCL R10,R12 00000366 47D0 9268 00001468 3699 BNH FAILTEST (see INIT; CLCL4: op1 > op2)				3694	** (ine			
00000366 47D0 9268 00001468 3699 BNH FAILTEST (see INIT; CLCL4: op1 > op2)	00000360	98AD 9E9C		99C 3697	LM	R10,R13,CLCL4		
			00001				(see INIT; CLCL4: op1 > op2)	
0000036E 45F0 91FA 000013FA 3701 BAL R15, ENDCLCL								

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	tructions)		08 Mar 2	2022 13:54:16	Page	11
LOC	OBJECT CO	DDE ADDR1	ADDR2	STMT							
				3754 *	TEST	**************************************	Test MVC	IN instruct	tion		
000003E2	9203 9FFE		000021FE	3757 TEST03 3758 *		TESTNUM,X'03'					
				3759 ** 3760 *	Neith	er cross (one byt	e)				
	4150 9478 45F0 920A		00001678 0000140A	3761 3762 3763 *	LA BAL	R5,INV1 R15,MVCINTST					
00000355	4150 0400		00001688	3764 ** 3765 *		er cross (two byt	es)				
	4150 9488 45F0 920A		00001688 0000140A	3766 3767 3768 *	LA BAL	R15,MVCINTST					
				3769 ** 3770 *	Neith	er cross (four by	tes)				
	4150 9498 45F0 920A		00001698 0000140A	3771 3772	LA BAL						
				3773 * 3774 ** 3775 *	Neith	er cross (eight b	ytes)				
	4150 94A8 45F0 920A		000016A8 0000140A	3776 3777 3778 *	LA BAL	R5,INV8 R15,MVCINTST					
				3779 ** 3780 *	Neith	er cross (256 byt	es)				
	4150 94B8 45F0 920A		000016B8 0000140A	3781 3782	LA BAL	R5,INV256 R15,MVCINTST					
				3783 * 3784 ** 3785 *	Both	cross					
	4150 94C8 45F0 920A		000016C8 0000140A	3786 3787	LA BAL	R5,INVBOTH R15,MVCINTST					
				3788 * 3789 ** 3790 *	Only	op1 crosses					
	4150 94D8 45F0 920A		000016D8 0000140A	3791 3792 3793 *	LA BAL	R5,INVOP1 R15,MVCINTST					
				3794 ** 3795 *	Only	op2 crosses					
	4150 94E8		000016E8	3796	LA	R5, INVOP2					
	45F0 920A		0000140A	3797 3798 *	BAL	R15,MVCINTST					
00000426	0/FE			3799	BR	R14					

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	tructions)	08 Mar 2022 13:54:16 Page 12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3801 ******			*********
				3802 *	TEST04	<b>4</b> ***********	Test TRT instruction ************************************
				3003			
00000428	9204 9FFE		000021FE	3805 TEST04	MVI	TESTNUM,X'04'	
0000042C 00000430	5010 22C4 18F2		000004C4	3806 3807 3808	ST LR	R1,SAVER1 R15,R2	Save register 1 Save first base register
00000432 00000432		00000200		3809 3810 3811	DROP USING	R2 BEGIN,R15	Temporarily drop addressability Establish temporary addressability
00000432 00000436	4150 96F8	0000000	000018F8	3812 3813 3814	LA USING	R5,TRTCTL TRTTEST,R5	Point R5> testing control table What each table entry looks like
		00000436	00000001	3815 3816 TST4LOOP 3817 *	EQU	*	
				3818 ** 3819 *	Initia	alize operand data	(move data to testing address)
00000436	58A0 5008		00000008	3820	L	R10,OP1WHERE	Where to move operand-1 data to
0000043A	58C0 5014		00000014	3821 3822	L	R12,OP2WHERE	Where to move operand-2 data to
0000043E	5860 5000		0000000	3823	L	R6,OP1DATA	Where op1 data is right now
00000442	5870 5004		00000004	3824	Ē	R7,OP1LEN	How much of it there is
00000446	4470 F2AE		000004AE	3825 3826	EX	R7,TRTMVC1	Move op1 data to testing location
0000044A	5860 500C		0000000C	3827	L	R6,OP2DATA	Where op1 data is right now
0000044E 00000452	5870 5010 4470 F2B4		00000010 000004B4	3828 3829	L EX	R7,OP2LEN R7,TRTMVC2	How much of it there is Move op1 data to testing location

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	08 Mar 2022 13:54:16 Page 13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
200	OBSECT CODE	ADDICT	ADDITZ				
				3831 * 3832 **	Initi	alize R1/R2	(TRT non-zero CC updates R1/R2!)
00000456 00000458	1F11 5820 9354		00001554	3833 * 3834 3835 3836 *	SLR L	R1,R1 R2,=A(REG2PATT)	(known value) (known value)
				3837 ** 3838 *	Execu	te TRT instruction	and check for expected condition code
0000045C 00000460	5870 5018 58B0 501C		00000018 0000001C	3839 3840	L	R7,EXLEN R11,FAILMASK	(len-1) (failure CC)
	89B0 0004		00000010	3841	SLL	R11,4	(shift to BC instr CC position)
00000468 0000046C	9200 9FFF 4470 F2BA		000021FF 000004BA	3842 3843 3844	MVI EX	SUBTEST,X'00' R7,TRT	(primary TRT) TRT
	9012 F2C8 44B0 F2C0		000004C8 000004C0	3845 3846	STM EX	R1,R2,SAVETRT R11,TRTBC	<pre>(save R1/R2 results) fail if</pre>
00000474	4400 1200		00000400	3847 *		•	
				3848 ** 3849 *	Verif	y R1/R2 now contain	(or still contain!) expected values
00000478	9867 5020		00000020	3850	LM	R6,R7,ENDREGS	
	9201 9FFF 1516		000021FF	3851 3852 3853	MVI CLR	SUBTEST,X'01' R1,R6	(R1 result) R1 correct?
00000482	4770 F2A2		000004A2	3854	BNE	TRTFAIL	No, FAILTEST!
00000486	9202 9FFF		000021FF	3855 3856	MVI	SUBTEST,X'02'	(R2 result)
	1527 4770 F2A2		000004A2	3857 3858 3859	CLR BNE	R2,R7 TRTFAIL	R2 correct? No, FAILTEST!
00000494	4150 5028 D503 9358 5000 4770 F236	00001558	00000028 00000000 00000436	3860 3861 3862	LA CLC BNE	R5,TRTNEXT =F'0',0(R5) TST4LOOP	Go on to next table entry End of table? No, loop
	47F0 F2A6			3863	В	TRTDONE	Done! (success!)
000004A2	41E0 9268		00001468	3864 3865 TRTFAIL	LA	R14,FAILTEST	Unexpected results!
000004A6	5810 F2C4		000004C4	3866 TRTDONE	L	R1,SAVER1	Restore register 1
	182F 07FE			3867 3868	LR BR	R2,R15 R14	Restore first base register Return to caller or FAILTEST
000004AE 000004B4	D200 A000 6000 D200 C000 6000	00000000 00000000	00000000 00000000	3869 3870 TRTMVC1 3871 TRTMVC2	MVC MVC	0(0,R10),0(R6) 0(0,R12),0(R6)	(move op1 to where it should be) (move op2 to where it should be)
000004BA 000004C0	DD00 A000 C000 4700 F2A2	00000000	00000000 000004A2	3872 3873 TRT 3874 TRTBC	TRT BC	0(0,R10),0(R12) 0,TRTFAIL	(TRT op1,op2) (fail if unexpected condition code)
000004C4 000004C8	00000000 00000000 00000000			3875 3876 SAVER1 3877 SAVETRT	DC DC	F'0' D'0'	(saved R1/R2 from TRT results)
000004D0 000004D0				3878 3879 3880	DROP DROP	R5 R15	
000004D0		00000200		3881		BEGIN, R2	

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLCI	, MVCIN an	d TRT inst	tructions)	08 Mar 2022 13:54:16 Page	15
1.00	ODJECT (	CODE ADDR1	4 D D D 2	СТМТ		·	_	
LOC	OBJECT (	CODE ADDR1	ADDR2	STMT				
				4033 *****	*****	******	************	
				4034 *	TEST92	2	Time CLCL instruction (speed test)	
				4035 ****	*****	******	***********	
000007B2	91FF 9FFD		000021FD	4037 TEST9	2 TM	TIMEOPT,X'FF'	Is timing tests option enabled?	
000007B6	078E		00002112	4038	BZR	R14	No, skip timing tests	
							, , , , , , , , , , , , , , , , , , ,	
	9292 9FFE			4040	MVI	TESTNUM, X'92'		
00000/BC	9201 9FFF		000021FF	4041 4042 *	MVI	SUBTEST,X'01'		
				4043 **	First	, make sure we sta	art clean!	
				4044 *	1 21 30	, make sare we set	are exeam.	
000007C0			0000205C	4045	LM	R10,R13,CLCL256		
000007C4	D2FF A000 (	2000 00000000	00000000	4046	MVC	0(256,R10),0(R12)	) (forces full comparison)	
				4047 * 4048 **	Nov+	time the evenher	4	
				4049 *	NEXL	time the overhead	u	
000007CA	5850 93A0		000015A0	4050	L	R5, NUMLOOPS		
000007CE	B205 93A8		000015A8	4051	STCK	BEGCLOCK		
000007D2	0560			4052	BALR			
000007D4			0000205C		LM	R10, R13, CLCL256		
000007D8	98AD 9E5C		0000205C	4054 4055 *	LM	R10,R13,CLCL256		
				4056	PRINT			
				4153	PRINT	ON		
0000095C				4154	LM	R10,R13,CLCL256		
00000960	98AD 9E5C		0000205C	4155	LM	R10,R13,CLCL256		
00000964 00000966	0656 B205 93B0		000015B0	4156 4157	BCTR STCK	R5,R6 ENDCLOCK		
	45F0 915C		0000135C		BAL	R15, CALCDUR		
0000096E	D207 93C0 9	93B8 000015C0		4159	MVC	OVERHEAD, DURATION	N	
				4160 *				
				4161 ** 4162 *	Now do	o the actual timin	ng run	
00000974	5850 93A0		000015A0	4163	L	R5,NUMLOOPS		
	B205 93A8			4164	STCK			
0000097C	0560			4165	BALR	R6,0		
0000097E			0000205C		LM	R10, R13, CLCL256		
00000982	98AD 9E5C		0000205C	4167 4168	LM	R10,R12 R10,R13,CLCL256		
00000988			00002030	4169		R10, R12		
				4170 *		ÉTC		
				4171	PRINT			
aaaaanna	OOAD OFFC		00003050	4366	PRINT			
00000BD0 0000BD4	98AD 9E5C 0FAC		0000205C	4367 4368	LM CLCI	R10,R13,CLCL256 R10,R12		
00000BD4	0656			4369	BCTR	R5, R6		
00000BD8	B205 93B0		000015B0	4370	STCK	ENDCLOCK		
00000000	D204 0400	2204	00001501	4371 *	10.70	DDTI THE (22/E)		
00000BDC	D204 9409 9 45F0 9082	9381 00001609	00001581 00001282		MVC BAL	PRTLINE+33(5),=CIR15,RPTSPEED	L5 CLCL	
00000BE6	43F0 9082 07FE		99991707	4374	BR	R14		
	<del>-</del>							

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVC	IN and	TRT inst	tructions)	08 Mar 2022 13:54:16 Page	16
LOC	OBJECT COD	E ADDR1	ADDR2	STMT					
				4377	*	TEST93	3	**************************************	
00000BE8 00000BEC	91FF 9FFD 078E		000021FD	4380 4381	TEST93	TM BZR	TIMEOPT,X'FF' R14	Is timing tests option enabled? No, skip timing tests	
	9293 9FFE 9201 9FFF		000021FE 000021FF	4383 4384 4385 4386		MVI MVI	TESTNUM, X'93' SUBTEST, X'01'	ant slean!	
	98AD 94B8 D2FF D000 94F	8 00000000	000016B8 000016F8	4387 4388 4389 4390	*	LM MVC	, make sure we st R10,R13,INV256 0(256,R13),MVCIN		
				4391 4392	**	Next,	time the overhea	d	
00000C00 00000C04 00000C08	5850 93A0 B205 93A8 0560		000015A0 000015A8	4393 4394 4395		L STCK BALR	R6,0		
00000C0C	0656 B205 93B0 45F0 915C D207 93C0 93B	8 000015C0	000015B0 0000135C 000015B8	4396 4397 4398 4399		BCTR STCK BAL MVC	R5,R6 ENDCLOCK R15,CALCDUR OVERHEAD,DURATIO	N	
00000C14	D207 93C0 93B	8 00001300	00001380	4400 4401	**		o the actual timi		
00000C1A 00000C1E	5850 93A0 B205 93A8		000015A0 000015A8	4402 4403 4404	*		R5, NUMLOOPS BEGCLOCK		
00000C22 00000C24 00000C2A 00000C30	0560 E8FF A000 B00 E8FF A000 B00	0 0000000	00000000 00000000 00000000	4405 4406 4407 4408		MVCIN	R6,0 0(256,R10),0(R11 0(256,R10),0(R11 0(256,R10),0(R11		
0000000	LOTT ADDO DOG	0 0000000	0000000	4409 4410 4505	*		ETĆí OFF	,	
00000E70	E8FF A000 B00 E8FF A000 B00 E8FF A000 B00	0 00000000	00000000 00000000 00000000	4506 4507 4508		MVCIN MVCIN	0(256,R10),0(R11 0(256,R10),0(R11 0(256,R10),0(R11		
00000E7C			000015B0	4509 4510 4511	*	BCTR	R5,R6 ENDCLOCK	, 	
	D204 9409 938 45F0 9082	6 00001609	00001586 00001282	4512		MVC BAL BR	PRTLINE+33(5),=C R15,RPTSPEED R14	L5'MVCIN'	
00000100	0/1 L			771 <b>7</b>		DI	1127		

ASMA Ver.	0.2.1		CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	08 Mar 2022 13:54:16 Page 17
LOC	OBJEC.	T CODE	ADDR1	ADDR2	STMT			
					4516 ******	*****	******	**********
					4517 *	TEST94	4	Time TRT instruction (speed test)
					4518 ******	*****	******	**********
00000E8E	0166 066	n		000021FD	4520 TEST94	ТМ	TIMEOPT,X'FF'	Is timing tests option enabled?
00000E92		,		00002111	4521	BZR	R14	No, skip timing tests
00000232	0,02				45 <b>21</b>	DZK	N2-7	No, skip ciming costs
00000E94	9294 9FF	E		000021FE	4523	MVI	TESTNUM,X'94'	
00000E98	9201 9FF	F		000021FF	4524	MVI	SUBTEST,X'01'	
					4525 *			
					4526 **	First	, make sure we s	tart clean!
00000E9C	58A0 935	_		0000155C	4527 * 4528	1	R10,=A(00+(5*K6	(4))
	D2FF A00		0000000		4529	MVC	0(256,R10),TRT0	
	58C0 936		0000000	00001560	4530	L	R12, = A(MB + (5*K6)	
	D2FF C00		00000000	00001D3C	4531	MVC	0(256, R12), TRTO	
					4532 *		, , , , , , , , , , , , , , , , , , , ,	· · · · · · · · · · · · · · · · · · ·
					4533 **	Next,	time the overhe	ead
00000500	5050 034	•		00001540	4534 *		DE AUIMI CODE	
00000EB0	5850 93A			000015A0	4535	L	R5, NUMLOOPS	
00000EB4 00000EB8	B205 93A 0560	0		000015A8	4536 4537	BALR	BEGCLOCK	
	0656				4538		R5,R6	
	B205 93B	9		000015B0	4539		ENDCLOCK	
	45F0 915			0000135C	4540		R15, CALCDUR	
00000EC4	D207 93C	93B8	000015C0	000015B8	4541	MVC	OVERHEAD, DURATION	ON
					4542 *			
					4543 ** 4544 *	NOW a	o the actual time	ing run
00000ECA	5850 93A	а		000015A0	4545	L	R5,NUMLOOPS	
00000ECE	B205 93A			000015A8	4546		BEGCLOCK	
00000ED2	0560				4547	BALR		
	DDFF A00		00000000		4548	TRT	0(256,R10),0(R1	
	DDFF A00		0000000	0000000	4549	TRT	0(256,R10),0(R1	
00000EE0	DDFF A00	0 (000	00000000	00000000	4550 4551 *	TRT	0(256,R10),0(R1	.2)
					4552	PRINT	OFF	
					4647	PRINT		
0000111A	DDFF A00	0 C000	00000000	00000000	4648	TRT	0(256,R10),0(R1	.2)
	DDFF A00	0 000 o	00000000	00000000	4649	TRT	0(256,R10),0(R1	.2)
	DDFF A00	9 C000	0000000	00000000	4650	TRT	0(256,R10),0(R1	.2)
	0656	3		00001500	4651	BCTR	R5,R6	
0000112E	B205 93B	o		000015B0	4652 4653 *	STCK	ENDCLOCK	
00001132	D204 940	9 938B	00001609	0000158B	4654	MVC	PRTLINE+33(5),=	:CL5'TRT'
	45F0 908		00001000	00001302	4655	BAL	R15, RPTSPEED	
	07FE			<del></del>	4656	BR	R14	

ASMA Ver.	0.2.1	С	LCL-et-al	(Test CLCI	, MVCIN and	TRT ins	tructions)	08 Mar 2022 13:54:16 Page 18
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT			
					4658 ******	*****	******	*********
					4659 *	TEST9	5	Test CLCL page fault handling
					4660 ******	*****	******	*********
0000113E	9295 9FFE	<u> </u>		000021FE	4662 TEST95	MVI	TESTNUM,X'95'	
00001142					4663	MVI	SUBTEST,X'00'	
					4664 * 4665 **	Einc+	maka suna wa stan	t closel
					4666 *	LILZC	, make sure we star	t crean:
	98AD 9ECC	-		000020CC	4667	LM	R10,R13,CLCLPF	Retrieve CLCL PF test parameters
0000114A	0EAC				4668 4669 *	MVCL	R10,R12	(forces full comparison)
					4670 **	Initi	alize Dynamic Addre	ss Translation tables
00001110	5040 0054			00001561	4671 *		, , , , , , ,	
0000114C 00001150	58A0 9364 41B0 0020			00001564 00000020	4672 4673	L LA	R10,=A(SEGTABLS) R11,NUMPGTBS	Segment Tables Origin Number of Segment Table Entries
00001150				00000520	4674	Ĺ	R12,=A(PAGETABS)	Page Tables Origin
	1F00				4675	SLR	R0,R0	First Page Frame Address
0000115A 0000115E				00000004 0000156C	4676 4677	LA L	R6,4 R7,=A(PAGE)	Size of one table entry Size of one Page Frame
00001131	3876 3360	-		00001300	4077	L	K7,-A(FAGE)	Size of one rage frame
00001162	50C0 A000			0000000	4679 SEGLOOP		R12,0(,R10)	Seg Table Entry <= Page Table Origin
00001166 0000116A		3		00000003	4680 4681	OI ALR	3(R10),X'0F' R10,R6	Seg Table Entry <= Page Table Length Bump to next Segment Table Entry
						71211		, , , , , , , , , , , , , , , , , , ,
0000116C				00000010	4683	LA	R13,16	Page Table Entries per Page Table
00001170 00001174	5000 C000 1F07	)		00000000	4684 PAGELOO 4685	ALR	R0,0(,R12) R0,R7	Page Table Entry = Page Frame Address Increment to next Page Frame Address
00001176	1EC6				4686	ALR	R12,R6	Bump to next Page Table Entry
00001178	46D0 2F70	)		00001170	4687	BCT	R13,PAGELOOP	Loop until Page table is complete
0000117C	46B0 2F62	2		00001162	4689	ВСТ	R11,SEGLOOP	Loop until all Segment Table Entries built
					4690 *			·
					4691 ** 4692 *	Updat	e desired page tabl	e entry to cause page fault
00001180	98AD 9ECC			000020CC		LM	R10,R13,CLCLPF	Retrieve CLCL PF test parameters
00001184	185A				4694	LR	R5,R10	R5> Operand-1
00001186 0000118A		)		00001570	4695 4696	AL LR	R5,=A(PFPGBYTS) R6,R5	R5> Operand-1 Page Fault address R6> Address where PF should occur
0000118A		-		0000000C	4697	SRL	R5,12	R5 = Page Frame number
00001190	8950 0002	2		00000002		SLL	R5,2	R5 = Page Table Entry number
00001194	9204 9FFF			000021FF	4700	MVI	SUBTEST,X'04'	
00001134				00002177		AL	R5,=A(PAGETABS)	R5> Page Table Entry
0000119C	9604 5002	2		00000002	4702	OI	2(R5),X'04'	Mark this page invalid

	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and T	KI INS	tructions)	08 Mar 2022 13:54:16 Page 21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4791 ******	*****	*******	*********
				4792 *	RPTSP	EED	Report instruction speed
				4793 ******	*****	*******	**********
01282	50F0 9158		00001358	4795 RPTSPEED	ST	R15,RPTSAVE	Save return address
01286	45F0 915C		0000135C		BAL	R15,CALCDUR	Calculate duration
	4450 0360		00004560	4797 *		DE 01/EDUEAD	
0128A	4150 9300		000015C0	4798	LA	R5,OVERHEAD	Subtract overhead
0128E	4160 93B8		000015B8	4799	LA	R6, DURATION	From raw timing
01292	4170 93B8		000015B8	4800	LA	R7, DURATION	Yielding true instruction timing
01296	45F0 91B0		000013B0	4801	BAL	R15,SUBDWORD	Do it
01204	0000 0300		00001500	4802 *	1 M	D12 D12 DUDATION	Comment to
0129A	98CD 93B8		000015B8	4803	LM	R12,R13,DURATION	Convert to
0129E	8CC0 000C		0000000C	4804 4805 *	SRDL	R12,12	microseconds
012A2	4EC0 93C8		000015C8	4805 * 4806	CVD	R12,TICKSAAA	convert HIGH part to decimal
0012A2 0012A6	4EC0 93C8 4ED0 93D0		000015C8	4807	CVD	R13,TICKSBBB	convert LOW part to decimal
POTZHO	4LU0 33U0		AAATJUU	4808 *	CVD	NT3, LICKSOOD	convert fow bart to decimal
0012AA	F877 93D8 93C8	000015D8	000015C8	4809	ZAP	TICKSTOT, TICKSAAA	Calculate
3012AA	FC75 93D8 9390	000015D8	00001500	4810	MP	TICKSTOT, TICKSAAA TICKSTOT, =P'429496	
0012B6	FA77 93D8 93D0	000015D8	000015D0	4811	AP	TICKSTOT, TICKSBBB	microseconds
001200	1A77 3300 3300	00001300	00001300	4812 *	Ai .	TERSTOT, TERSOOD	·······································
0012BC	D20B 9413 942C	00001613	0000162C	4813	MVC	PRTLINE+43(L'EDIT)	,EDIT (edit into
012C2	DE0B 9413 93DB	00001613	000015DB	4814	ED	PRTLINE+43(L'EDIT)	
				4816		4,FAIL=FAILIO	Print elapsed time on console
0012C8	9200 300E		0000000E	4817+	MVI	IOCBSC,X'00'	Clear SC information
0012CC	D201 300A 3006	000000A	00000006	4817+ 4818+		IOCBSC,X'00' IOCBST,IOCBZERO	Clear SC information Clear accumulated status
	D201 300A 3006	000000A		4817+ 4818+ 4819+	MVI MVC L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID	Clear SC information Clear accumulated status Remember the device ID with which I am work
0012CC 0012D2	D201 300A 3006 5810 3000	0000000A	00000006 00000000	4817+ 4818+ 4819+ 4820+* Initia	MVI MVC L te Sub	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation
0012CC 0012D2 0012D6	D201 300A 3006 5810 3000 5840 3018	000000A	00000006 00000000 00000018	4817+ 4818+ 4819+ 4820+* Initia 4821+	MVI MVC L te Sub	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem
0012CC 0012D2 0012D6 0012DA	D201 300A 3006 5810 3000 5840 3018 B233 4000	000000A	00000006 00000000 00000018 00000000	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+	MVI MVC L te Sub \$L SSCH	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4)	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operation
0012CC 0012D2 0012D6 0012DA 0012DE	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000000A	00000006 00000000 00000018 00000000 00001458	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+	MVI MVC L te Sub \$L SSCH \$BC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the
0012CC 0012D2 0012D6 0012DA 0012DE 0012E2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD		00000006 00000000 00000018 00000000	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+ 4824+	MVI MVC L te Sub \$L SSCH \$BC \$L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area
0012CC 0012D2 0012D6 0012DA 0012DE 0012E2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	0000000A	00000006 00000000 00000018 00000000 00001458	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+	MVI MVC L te Sub \$L SSCH \$BC \$L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the
0012CC 0012D2 0012D6 0012DA 0012DE 0012E2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD		00000006 00000000 00000018 00000000 00001458	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+ 4824+ 4825+ 4827+* Wait f	MVI MVC L \$L \$L \$SCH \$BC \$L USING	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area
0012CC 0012D2 0012D6 0012DA 0012DE 0012E2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD		00000006 00000000 00000018 00000000 00001458 00000020	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+ 4824+ 4825+ 4827+* Wait f 4828+IOWT0007	MVI MVC L \$L \$L \$SCH \$BC \$L USING	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable  nt status via an interruption
0012CC 0012D2 0012D6 0012DA 0012DE 0012E2 0012E6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 9108 0078	00000000	00000006 00000000 00000018 00000000 00001458 00000020	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+ 4824+ 4825+ 4827+* Wait f 4828+IOWT0007 4830+	MVI MVC L \$L \$L \$SCH \$BC \$L USING	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0)	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable  nt status via an interruption o complete Save Input/Output new PSW
012CC 012D2 012D6 012DA 012DE 012E2 012E6 012E6 012E6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 9108 0078 D207 0078 9100	0000000	00000006 00000000 00000018 00000000 0001458 00000020	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+ 4824+ 4825+ 4827+* Wait f 4828+IOWT0007 4830+ 4831+	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable  nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW
012CC 012D2 012D6 012DA 012DE 012E2 012E6 012E6 012E6 012E6 012EC	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 9108 0078 D207 0078 9100 8200 90F8	00000000	00000006 00000000 00000018 00000000 00001458 00000020	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+ 4824+ 4825+  4827+* Wait f 4828+IOWT0007 4830+ 4831+ 4832+	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable  nt status via an interruption o complete  Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event
0012CC 0012D2 0012D6 0012DA 0012DE 0012E2 0012E6 0012E6 0012E6 0012EC 0012F2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 9108 0078 D207 0078 9100 8200 90F8 020A0000 0000000	00000000	00000006 00000000 00000018 00000000 0001458 00000020	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+ 4824+ 4825+  4827+* Wait f 4828+IOWT0007 4830+ 4831+ 4832+ 4833+WPSW0008	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable  nt status via an interruption o complete  Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event
0012CC 0012D2 0012D6 0012DA 0012DE 0012E2 0012E6 0012E6 0012E6 0012E6 0012F2 0012F8 001300	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 9108 0078 D207 0078 9100 8200 90F8 020A0000 00000000 00082000 00001310	00000000	00000006 00000000 00000018 00000000 0001458 00000020	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+ 4824+ 4825+  4827+* Wait f 4828+IOWT0007 4830+ 4831+ 4832+ 4833+WPSW0008 4834+ION0008	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC MVC \$LPSW PSW	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008,	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable  nt status via an interruption o complete  Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event
0012CC 0012D2 0012D6 0012DA 0012DE 0012E2 0012E6 0012E6 0012E6 0012E6 0012F2 0012F8 001300	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 9108 0078 D207 0078 9100 8200 90F8 020A0000 0000000	00000000	00000006 00000000 00000018 00000000 0001458 00000020	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+ 4824+ 4825+  4827+* Wait f 4828+IOWT0007 4830+ 4831+ 4832+ 4833+WPSW0008 4834+ION0008 4835+IOS0008	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008, XL8'00'	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable  nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/O New PSW: cc==2
0012CC 0012D2 0012D6 0012DA 0012DE 0012E6 0012E6 0012E6 0012E6 0012F2 0012F2 0012F8 001308	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 9108 0078 D207 0078 9100 8200 90F8 020A0000 00000000 00082000 00001310	00000000	00000006 00000000 00000018 00000000 0001458 00000020	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+ 4824+ 4825+  4827+* Wait f 4828+IOWT0007 4830+ 4831+ 4832+ 4833+WPSW0008 4835+IOS0008 4836+* Handle	MVI MVC L \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,32,IRST0008, XL8'00' /output interruptio	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable  nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/O New PSW: cc==2
0012CC 0012D2 0012D6 0012DA 0012DE 0012E2 0012E6 0012E6 0012E6 0012E6 0012F2 0012F8 001300	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 9108 0078 D207 0078 9100 8200 90F8 020A0000 00000000 00082000 00001310	00000000	00000000 00000000 0000000 00001458 00000020 0000078 00001300 000012F8	4817+ 4818+ 4819+ 4820+* Initia 4821+ 4822+ 4823+ 4824+ 4825+  4827+* Wait f 4828+IOWT0007 4830+ 4831+ 4832+ 4833+WPSW0008 4834+ION0008 4836+* Handle 4837+IRST0008	MVI MVC L \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008, XL8'00'	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable  nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/O New PSW: cc==2

ASMA Ver.	0.2.1	CLCL-et-al (Te	st CLCL, MVCI	N and TRT ins	tructions)	08 Mar 2022 13:54:16 Page 22
LOC	OBJECT CODE	ADDR1 ADI	DR2 STMT			
			4839+*	Process the	interruption	
						expected subchannel
00001316	5510 00B8	000	000B8 4841+	CL		Is this the device for which I am waiting?
0000131A	A774 FFE6	000	012E6 4842+		IOWT0007	No, continue waiting for it
					nterruption informat	
0000131E	B235 4000		00000 4844+		0(4)	Retrive interrupt information
00001322	A744 FFE2		012E6 4845+	\$BC	B'0100',IOWT0007	CC1 (not status pending), wait for it to arriv
00001326	A714 0099	000	01458 4846+ 4847+*	\$BC	B'0001',FAILIO	CC3 (not operational), an error then
0000132A	D600 300E 4003	0000000E 000	00003 4848+	OC	TOCRSC TRRSCSWILSCSW	CCO (status was pending), accumulate the statu Accumulate status control
0000132A	D601 300A 4008		00003 4849+	0C		US Accumulate device and channel status
00001336	9104 300E		0000E 4850+	TM	IOCBSC, SCSWSPRI	Primary subchannel status?
0000133A	A7E4 FFD6		012E6 4851+	\$BNO		
0000133E	D203 3010 4004		00004 4852+	MVC	IOCBSCCW, IRBSCSW+SC	
00001344	D201 3016 400A	00000016 0000	0000A 4853+	MVC		SWCNT Residual count
			4854+*	Test for err	ors as specified in	the IOCB
	910C 300A		0000A 4855+	TM	IOCBUS,CSWCE+CSWDE	
0000134E	A7E4 0085	000	01458 4856+	-	FAILIO	
			4857+*	Input/Output	operation successfu	1
00001352	58F0 9158	000	01358 4859		D1E DDTCAVE	Restore return address
00001356	07FF	9990	4860	BR		Return to caller
00001358	00000000		4862 R	PTSAVE DC	F'0'	R15 save area

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	tructions)	08 Mar 2022 13:54:16 Page 23
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
200	053261 6052	, and the	7,001(2				
							**************************************
				4865 *	CALCD	UK ******************	Calculate DURATION ************************************
				4866 ******	* * * * * * *	* * * * * * * * * * * * * * * * * * *	· · · · · · · · · · · · · · · · · · ·
0000135C	50F0 91A0		000013A0	4868 CALCDUR	ST	R15,CALCRET	Save return address
00001360	9057 91A4		000013A4	4869	STM	R5,Ř7,CALCWORK	Save work registers
				4870 *			
00001364	9867 93A8		000015A8	4871	LM	R6,R7,BEGCLOCK	Remove CPU number from clock value
00001368 0000136C	8C60 0006 8D60 0006		00000006 00000006	4872 4873	SRDL	R6,6 R6,6	п
00001300	9067 93A8		00000000 000015A8	4874	STM	R6,R7,BEGCLOCK	Π
0000137	200, 23.10		000013710	4875 *	J	No, N, J D D D D D D N	
00001374	9867 93B0		000015B0	4876	LM	R6,R7,ENDCLOCK	Remove CPU number from clock value
00001378	8C60 0006			4877	SRDL	R6,6	"
0000137C	8D60 0006			4878	SLDL	R6,6	II II
00001380	9067 93B0		000015B0	4879 4880 *	STM	R6,R7,ENDCLOCK	
00001384	4150 93A8		000015A8	4881	LA	R5,BEGCLOCK	Starting time
00001388	4160 93B0		000015R0	4882	LA	R6, ENDCLOCK	Ending time
	4170 93B8		000015B8	4883	LA	R7, DURATION	Difference
00001390	45F0 91B0		000013B0	4884 4885 *	BAL	R15,SUBDWORD	Calculate duration
00001394	9857 91A4		000013A4	4886	LM	R5,R7,CALCWORK	Restore work registers
00001398	58F0 91A0		000013A0	4887	L	R15,CALCRET	Restore return address
0000139C	07FF			4888	BR	R15	Return to caller
000013A0	00000000			4890 CALCRET	DC	F'0'	R15 save area
000013A4	00000000 00000000			4891 CALCWOR		3F'0'	R5-R7 save area
				4893 ******	*****	*******	***********
				4894 *	SUBDW		Subtract two doublewords
				4895 *	R5 ****	> subtrahend, R6	-> minuend, R7> result ***********
				4070 ******			
000013B0	90AD 91D8		000013D8	4898 SUBDWOR	D STM	R10,R13,SUBDWSAV	Save registers
				4899 *		,	
000013B4	98AB 5000		00000000	4900	LM	R10,R11,0(R5)	Subtrahend (value to subtract)
000013B8			00000000	4901	LM	R12,R13,0(R6)	Minuend (what to subtract FROM)
000013BC			000013C6	4902	SLR	R13,R11	Subtract LOW part
000013BE	47B0 91C6 5FC0 9378		00001306	4903 4904	BNM SL	*+4+4 R12,=F'1'	(branch if no borrow) (otherwise do borrow)
000013C2	1FCA		0001370	4905	SLR	R12, R10	Subtract HIGH part
000013C8	90CD 7000		00000000	4906	STM	R12,R13,0(R7)	Store results
00001366	0040 0100		00001200	4907 *	1 14	D10 D10 CURRUCAV	Doctore registers
000013CC 000013D0	98AD 91D8 07FF		000013D8	4908 4909	LM BR	R10,R13,SUBDWSAV R15	Restore registers Return to caller
00001300	0711			700	אט	KIJ	MCCAIN CO CALLCI
000013D8	00000000 00000000			4911 SUBDWSA	V DC	2D'0'	R10-R13 save area

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	tructions)	08 Mar 2022 13:54:16 Page 24
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4914 *	Progra	am Initialization	**************************************
000013E8				4917 INIT	DS	<b>0</b> Н	Program Initialization
	4130 92D8 5880 3018		000014D8 00000018	4919 4920	LA L	R3,IOCB_009 R8,IOCBORB	Point to IOCB Point to ORB
	45F0 9278 45F0 9286 07FE		00001478 00001486	4922 4923 4924	BAL BAL BR	R15,IOINIT R15,ENADEV R14	Initialize the CPU for I/O operations Enable our device making ready for use Return to caller
				4926 ******* 4927 * 4928 * R10-R1 4929 ******	$2 = ac^{\frac{1}{2}}$	y CLCL ending reg tual ending value	**************************************
000013FE	90AD 9F7C D50F 5000 9F7C 4770 9268 07FF	00000000	0000217C 0000217C 00001468	4931 ENDCLCL 4932 4933 4934	STM CLC BNE BR	R10,R13,CLCLEND 0(4*4,R5),CLCLE FAILTEST R15	
				4936 ******	*****	******	**********
				4937 * 4938 ******	MVCIN <sup>-</sup> *****	TST ***********	***********
	98AD 5000 4160 95F7 1F6C		00000000 000017F7	4940 MVCINTST 4941 4942	LA	R10,R13,0(R5) R6,MVCININ+256-1 R6,R12	a(dst),a(src+(len-1)),a(len-1),a(src) Point to end of source Backup by length amount
00001418 0000141C	44C0 9226 44C0 922C 44C0 9232		00001426 0000142C 00001432 00001468	4945	EX EX EX	R12,MVCINSRC R12,MVCINMVC R12,MVCINCLC FAILTEST	Initialize source data  Do the Move Inverse  Compare with expected results
00001424	4770 9268 07FF		00001408	4947	BNE BR	R15	FAIL if not the expected value Otherwise return to caller
0000142C	D200 D000 6000 E800 A000 B000 D500 A000 95F8	0000000	00000000	4949 MVCINSRC 4950 MVCINMVC 4951 MVCINCLC	MVCIN	0(0,R13),0(R6) 0(0,R10),0(R11) 0(0,R10),MVCINOU	Executed Instruction Executed Instruction UT Executed Instruction

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLCI	, MVCIN and T	RT inst	tructions)	08 Mar 2022 13:54:16 Page	25
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				4953 ******** 4954 * 4955 ******	****** Norma *****	**************************************	**************************************	
				4057 503	DUATT	TND LOAD VEC	Normal completion	
	8200 9240 000A0000 00000000		00001440	4957 EOJ 4959+EOJ 4960+ 4961+DWAT0010	DS LPSW	END LOAD=YES 0H DWAT0010 0,0,2,0,X'000000'	Normal completion	
	8200 9250 000A0000 00010001		00001450		DS LPSW	LOAD=YES,CODE=01 0H DWAT0011 0,0,2,0,X'010001'	ENADEV failed	
00001458 00001458 00001460	8200 9260 000A0000 00010002		00001460		DS LPSW	LOAD=YES,CODE=02 0H DWAT0012 0,0,2,0,X'010002'	RAWIO failed	
	8200 9270 000A0000 00010BAD		00001470	4974+FAILTEST 4975+	DS LPSW	LOAD=YES,CODE=BAD OH DWAT0013 0,0,2,0,X'010BAD'	Abnormal termination	
00001470				43701BWA10013	1 JN	0,0,2,0,% 010DAD		

CMA \/	0 2 1		/Tost CLC	1 MVCTN 4 T	DT	thustices.	00 Mar 2022 12:54:16 Date 26
SMA Ver.	0.2.1	CLCL-et-al	(lest CLC	CL, MVCIN and TR	KI INS	tructions)	08 Mar 2022 13:54:16 Page 26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4978 ******** 4979 *			**********
				4980 ******		alize the CPU for T	1/0 Operacions
				4982 IOINIT	IOINI	Τ.	
00001478	B766 9280		00001480	4983+I0INIT	LCTL	6,6,IOMK0014	Enable subchannel subclasses for interruptions
0000147C 00001480	47F0 9284		00001484	4984+ 4985+IOMK0014	B DS	IOMK0014+4 0F	
	FF000000			4986+	DC	XL4'FF000000'	All subchannel subclasses enabled
0001484	07FF			4988	BR	R15	Return to caller
							*********
				4991 * 4992 *******	Enabl	e the device, makir	ng it ready for use
				4992			
						.,	
0001486	5810 92CC		000014CC	4994 ENADEV 4995+ENADEV	ENADE	<pre>EV ENAOKAY,FAILDEV,F 1,FIND0015</pre>	REG=4
000148A	5840 3028		00001466	4996+	\$L	4,IOCBSIB	Locate where the SCHIB is to be stored
000148E		00000000		4997+		SCHIB,4	
000148E 000148E	B234 4000		00000000	4998+FINL0015 4999+	STSCH		channel Information Block for desired device num Store the SCHIB for first subchannel
0001402	A774 FFDB		00001448	5000+	\$BC	B'0111',FAILDEV	
0001496	9101 4005		00000005		TM	PMCW1_8,PMCWV	Is the subchannel device number valid?
000149A 0000149E	A784 0011	0000000	000014BC		\$BZ	FINN0015	No, check the next subchannel
	D501 4006 3004 A774 000C	00000006	00000004 000014BC		CLC \$BNE	PMCWDNUM, IOCBDEV FINN0015	Is this the device number being sought?No, check the next subchannel
				5005+* Subchar	nnel f	ound!	
00014A8	5010 3000		0000000	5006+	ST	1,IOCBDID	Remember the subchannel so I/O can be done to
00014AC 00014B0	9680 4005 B232 4000		00000005 00000000	5007+ 5008+	OI MSCH	PMCW1_8,PMCWE 0(4)	Make sure it is enabled so I/O requests accept Enable the subchannel to the channel sub-syste
00014B0	A784 0010		00000000 000014D4	5000+ 5009+	\$BC	B'1000',ENAOKAY	CCO (SCHIB updated), device is ready.
00014B8	A7F4 FFC8		00001448	5010+	\$B	FAILDEV	CC1,CC2,CC3 (SCHIB update failed), quit
00014BC	4440 4004		0000001	5011+FINN0015		OH Advance to nex	
00014BC	4110 1001 5510 92D0		00000001 000014D0	5012+ 5013+	LA CL	1,1(0,1) 1,FINM0015	Advance to next subchannel Beyond maximum subchannel
00014C0	A7D4 FFE5		000014D0 0000148E	5014+	\$BNH	FINLO015	No, examine the next subchannel
00014C8	A724 FFC0		00001448	5015+	\$BH	FAILDEV	Yes, failed to enable the device
00014CC	00010000			5016+	DROP	4	Forget SCHIB addressing
00014CC				5017+FIND0015 5018+FINM0015		A(X'00010000') A(X'0001FFFF')	First subchannel subsystem ID Last subchannel subsystem ID
2001-00	COULTITI			201011 IMPROT	DC	A(A COUTTITE)	Last subchanner subsystem 10
0004.55	0755			E000 E11101111	-	D4.5	
00014D4	0/++			5020 ENAOKAY	BR	R15	Return to caller

MA ver.	0.2.1	CLCL-et-al	(lest CLC	L, MVC	IN and T	KI ins	tructions)		08 Mar 2022 13:54:16 Page	28
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5055	*****	*****	******	******	*********	
				5056	*	Worki	ng Storage			
				5057	*****	*****	********	******	**********	
0001554				5059		LTORG	, , ,	Literal	s pool	
0001554	AABBCCDD			5060			=A(REG2PATT)			
0001558 000155C	00000000 00050000			5061 5062			=F'0' =A(00+(5*K64))			
0001550				5062			=A(80+(5*K64)) =A(MB+(5*K64))			
0001564				5064			=A(SEGTABLS)			
0001568	00003080			5065			=A(PAGETABS)			
	00001000			5066			=A(PAGE)			
				5067			=A(PFPGBYTS)			
0001574 0001578				5068 5069			=A(PFINSADR) =F'1'			
	C3D3C340 40			5069 5070			=CL5'CLC'			
	C3D3C3D3 40			5071			=CL5'CLCL'			
				5072			=CL5'MVCIN'			
	E3D9E340 40			5073			=CL5'TRT'			
0001590	04294967 296C			5074			=P'4294967296'			
		00000400	00000001	5076	K	EQU	1024	One KB		
		00001000	00000001			EQU	(4*K)	Size of	one page	
		00010000	00000001			EQU	(64*K)	64 KB		
		00100000	00000001	5079	MB	EQU	(K*K)	1 MB		
		000021FE	00000001	5081	TESTADDR	EOU	(2*PAGE+X'200'-2	2) Where	test/subtest numbers will go	
		000021FD	00000001		TIMEADDR		(TESTADDR-1)		ss of timing tests option flag	
		00200000	00000001	508/	MATNST7F	FOLL	(2*MB)		Minimum required storage size	
			00000001				((MAINSIZE+K64-1	L)/K64)		
			00000001				((NUMPGTBS*4)/(2			
		00003000	00000001	5087	SEGTABLS	EQU	(3*PAGE)		Segment Tables Origin	
	00000000	00003080	00000001				(SEGTABLS+(NUMPO		Page Tables Origin	
	00B00060				CRLREGO		0A(0),XL4'00B000		Control Register 0	
אפנוססנ	00003002			טפטכ	CTLREG1	DC	A(SEGTABLS+NUMS	(416)	Control Register 1	
00015A0	00002710			5092	NUMLOOPS	DC	F'10000'	10,000	* 100 = 1,000,000	
00015A8	BBBBBBBB BBBBBBBB			5094	BEGCLOCK	DC	0D'0',8X'BB'	Begin		
00015R0					ENDCLOCK		0D'0',8X'EE'	End		
	DDDDDDDD DDDDDDD				DURATION		0D'0',8X'DD'	Diff		
00015C0	FFFFFFFF FFFFFFF			5097	OVERHEAD	DC	0D'0',8X'FF'	Overhea	d	
00015C8	00000000 0000000C			5099	TICKSAAA	DC	PL8'0'	Clock t	icks high part	
0015C0					TICKSBBB		PL8'0'		icks low part	
00015D8	00000000 0000000C				TICKSTOT		PL8'0'		lock ticks	
00015E0						CCW1	X'09', PRTLINE, 0			
	40404040 40404040			5104	PRTLINE	DC	C' 1,000	o.uuu ite	rations of XXXXX took 999,999,999	micros

ASMA V	er. 0.2.1	CLCL-et-al	(Test CLC	L, MVC	CIN and T	RT ins	tructions)	08 Mar 2022 13:54:16 Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				5175	*	TRTTE	ST DSECT	**************	
				5178	TRTTEST	DSECT	,		
0000000	04 00000000			5181	OP1DATA OP1LEN OP1WHERE	DC DC DC	A(0) F'0' A(0)	Pointer to Operand-1 data How much data is there - 1 Where Operand-1 data should be placed	
0000000 000000 000000	LO 00000000			5185	OP2DATA OP2LEN OP2WHERE	DC DC DC	A(0) F'0' A(0)	Pointer to Operand-2 data How much data is there - 1 Where Operand-2 data should be placed	
000000					EXLEN FAILMASK	DC DC	F'0' A(0)	Operand-1 test length (EX instruction) Failure Branch on Condition mask	
000000	20 00000000 00000000			5191	ENDREGS	DC	A(0),XL4'00'	Ending R1/R2 register values	
		00000028	00000001	5193	TRTNEXT	EQU	*	Start of next table entry	
		AABBCCDD 000000DD	00000001 00000001				X'AABBCCDD' X'DD'	Register 2 starting/ending CCO value (last byte above)	
		00000000	00003000	5198	CLCLetal	CSECT	,		

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	truction	s)	0	8 Mar 202	2 13:54:16	Page	31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
000018F8				5201 *	TRT T	esting C *****	************** ontrol tables *******  start of tab	(ref: TR ******	TDSECT)			
000018F8	00001A3C 00000000			5206 TRT1	DC	A(TRTOP	10),A(001-1),A	(00+(1*K64	))			
00001900 00001904 0000190C	00010000 00001D3C 000000FF 00110000			5207	DC	A(TRTOP	20),A(256-1),A	(MB+(1*K64	))			
00001910	00000000 00000007			5208	DC		A(001-1),A		DATT\			
00001918	00000000 AABBCCDD			5209	DC		A	(0),A(REG2	PAII)			
00001920	00001A3C 00000000			5211 TRT2	DC	A(TRTOP	10),A(002-2),A	(00+(2*K64	))			
	00020000 00001D3C 000000FF			5212	DC	A(TRTOP	20),A(256-1),A	(MB+(2*K64	))			
00001934 00001938	00120000 00000001 00000007			5213	DC		A(002-1),A					
00001940	00000000 AABBCCDD			5214	DC		А	(0),A(REG2	PATT)			
00001948	00001A3C 00000003			5216 TRT4	DC	A(TRTOP	10),A(004-1),A	(00+(3*K64	))			
00001950 00001954	00030000 00001D3C 000000FF			5217	DC	A(TRTOP	20),A(256-1),A	(MB+(3*K64	))			
	00130000 00000003 00000007			5218	DC		A(004-1),A	(7) CC0	>			
00001968	00000000 AABBCCDD			5219	DC		А	(0),A(REG2	PAII)			
00001970	00001A3C 00000007			5221 TRT8	DC	A(TRTOP	10),A(008-1),A	(00+(4*K64	))			
				5222	DC	A(TRTOP	20),A(256-1),A	(MB+(4*K64	))			
00001988	00000007 00000007			5223	DC		A(008-1),A					
00001990	00000000 AABBCCDD			5224	DC			(0),A(REG2	PATT)			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
	00001A3C 000000FF 00050000			5226 TRT256	DC	A(TRTOP10),A(256-1),A(00+(5*K64))	
0019A4	00001D3C 000000FF 00150000			5227	DC	A(TRTOP20),A(256-1),A(MB+(5*K64))	
0019B0	000000FF 00000007			5228	DC	A(256-1),A(7) CC0	
0019B8	00000000 AABBCCDD	)		5229	DC	A(0),A(REG2PATT)	
0019C0	00001B3C 000000FF	:		5231 TRTBTH	DC	A(TRTOP111),A(256-1),A(00+(6*K64)-12	) both cross page
0019CC	0005FFF4 00001E3C 000000FF 0015FFDE	:		5232	DC	A(TRTOP211),A(256-1),A(MB+(6*K64)-34	
0019D8	000000FF 0000000B 00060005 AABBCC11			5233 5234	DC DC	A(256-1),A(11) CC1 = sto A(00+(6*K64)-12	p, scan incomplete +X'11'),A(REG2PATT-REG2LOW+X'
	00001C3C 000000FF 0006FFF4	:		5236 TRTOP1	DC	A(TRTOP1F0),A(256-1),A(00+(7*K64)-12	) only op1 crosses
0019F4	00001F3C 000000FF	:		5237	DC	A(TRTOP2F0),A(256-1),A(MB+(7*K64))	
0001A00	00170000 000000FF 0000000D 000700F3 AABBCCF0			5238 5239	DC DC	A(256-1),A(13) CC2 = sto A(00+(7*K64)-12	<pre>pped on last byte +255),A(REG2PATT-REG2LOW+X'F0</pre>
	00001B3C 000000FF			5241 TRTOP2	DC	A(TRTOP111),A(256-1),A(00+(8*K64))	
001A1C	00001E3C 000000FF 0017FFDE			5242	DC	A(TRTOP211),A(256-1),A(MB+(8*K64)-34	) only op2 crosses
0001A28	000000FF 0000000B			5243	DC	A(256-1), A(11) CC1 = sto	p, scan incomplete
3001A30	00080011 AABBCC11			5244	DC	A(00+(8*K64)+X'	11'),A(REG2PATT-REG2LOW+X'11'
0001A38	00000000			5246	DC	A(0) end of table	

	0.2.1	cece ce ar	(1030 02	CL, MVCIN and TRT instruction	13)	08 Mar 2022 13:5	74.10 rage	33
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
		5248 ************************************						
0001436	70125624 70125624			FOR TRIODIC DC CAVIAL	701256241 (660)			
	78125634 78125634 78125634 78125634			5252 TRTOP10 DC 64XL4'	78125634' (CC0)			
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
0001A64	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634 78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
0001ACC	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634 78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
0001B24	78125634 78125634							
	78125634 78125634							
0001B34	78125634 78125634							
0001B3C	78125634 78125634			5254 TRTOP111 DC 04XL4'	78125634',X'00110000',5	9XL4'78125634'	(CC1)	
0001B44	78125634 78125634				•		` ,	
	00110000 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
0001B74 0001B7C	78125634 78125634 78125634 78125634							
0001B7C	78125634 78125634 78125634 78125634							
0001B8C	78125634 78125634							
0001B0C	78125634 78125634							
0001B9C	78125634 78125634							
0001BA4	78125634 78125634							
	78125634 78125634							
0001BAC	70123034 70123034							

ASMA Ver.	0.2.1	CLCL-et-al	(Test CL	CL, MVCIN and TRT in	nstructions)	08 Mar 2022 13:54:16	Page	34
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001BB4	78125634 78125634							
00001BBC	78125634 78125634							
00001BC4	78125634 78125634							
00001BCC	78125634 78125634							
00001BD4	78125634 78125634							
00001BDC	78125634 78125634							
00001BE4	78125634 78125634							
	78125634 78125634							
00001BF4	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634 78125634 78125634							
	78125634 78125634 78125634 78125634							
00001034	/0123034 /0123034							
00001C3C	78125634 78125634			5256 TRTOP1F0 DC	63XL4'78125634',X'000000F0'	(CC2)		
	78125634 78125634			•	,	`		
	78125634 78125634							
	78125634 78125634							
00001C5C	78125634 78125634							
00001C64	78125634 78125634							
00001C6C	78125634 78125634							
00001C74	78125634 78125634							
00001C7C	78125634 78125634							
00001C84	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001CB4 00001CBC	78125634 78125634 78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001CCC	78125634 78125634							
00001CDC	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001D04	78125634 78125634							
00001D0C	78125634 78125634							
00001D14	78125634 78125634							
00001D1C	78125634 78125634							
00001D24	78125634 78125634							
00001D2C	78125634 78125634							
00001D34	78125634 000000F0							

LOC	
8001D3C 0000000 00000000 5262 TRTOP20 DC 256X'00' no stop 0001D44 00000000 00000000 00000000 00000000 0000	
1980  1981	
80810144       808080808       80808080 <t< td=""><td></td></t<>	
0001D5C   0000000   0000000   0000000   0000000	
0001D5C 0000000 00000000 00000000 00000000 0000	
0901D64 0909000 09090000 09090000 09091000 09091000 09091000 0909000000	
0901DFC       0900000       0900000         0901D7       0900000       0900000         0901D84       0900000       0900000         0901D85       09000000       0900000         0901D94       09000000       09000000         0901D07       09000000       09000000         0901D1A       09000000       09000000         0901D1A       09000000       09000000         0901D1A       09000000       09000000         0901D1C       09000000       09000000         0901D1A       09000000	
0801D7C       08080808       08080808       08080808         0801D8C       08080808       08080808       08080808         0801D9C       08080808       08080808       08080808         0801DAC       08080808       08080808       08080808         0801DBC       08080808       08080808       08080808         0801DC       08080808       08080808       08080808         0801DE       08080808       08080808       08080808         0801DE       08080808       08080808       08080808         0801DE       08080808       08080808       08080808         0801E       08080808       08080808       08080808	
0001D8C       0000000       0000000       0000000         0001D9C       0000000       0000000       0000000         0001DAL       0000000       0000000       0000000         0001DBA       0000000       0000000       0000000         0001DC       0000000       0000000       0000000         0001DC       0000000       0000000       0000000         0001DC       0000000       0000000       0000000         0001DC       0000000       0000000       0000000         0001DE       0000000       0000000       0000000         0001DF       0000000       0000000       0000000         0001DF       0000000       0000000       0000000         0001E04       0000000       0000000       0000000         0001E04       0000000       0000000       0000000         0001E04       0000000       0000000       0000000         0001E0       0000000       0000000       0000000         0001E1       0000000       0000000       0000000         0001E2       0000000       0000000       0000000         0001E2       0000000       0000000       00000000	
00001DA4 0000000 00000000 00000000 00000000 0000	
00001DAC 0000000 00000000 00000000 00000000 0000	
00001DBC 0000000 00000000 00000000 00000000 0000	
00001DC4 00000000 000000000 00000000 00000000 0000	
00001DCC 0000000 00000000 00000000 00000000 0000	
0001DD4 0000000 00000000 00000000 00000000 0000	
0001DC       00000000       00000000       00000000         0001DEC       00000000       00000000       00000000         0001DF4       00000000       00000000       0000000         0001DFC       00000000       00000000       00000000         0001E04       00000000       00000000       00000000         0001E14       00000000       00000000       00000000         0001E24       00000000       00000000         0001E24       00000000       00000000         0001E2C       00000000       00000000	
00001DE4 0000000 0000000000000000000000000000	
00001DF4 00000000 000000000000000000000000000	
00001DFC 00000000 000000000 00001E04 00000000 00000000 00001E0C 00000000 00000000 00001E14 00000000 000000000 00001E1C 00000000 00000000 00001E24 00000000 00000000 00001E24 00000000 00000000	
00001E04 00000000 00000000 00001E0C 00000000 00000000 00001E14 00000000 00000000 00001E1C 00000000 000000000 00001E24 00000000 00000000 00001E2C 00000000 00000000	
00001E0C 00000000 00000000 00001E14 00000000 00000000 00001E1C 00000000 00000000 00001E24 00000000 000000000 00001E2C 00000000 00000000	
00001E14 00000000 000000000 00001E1C 00000000 00000000 00001E24 00000000 000000000 00001E2C 00000000 00000000	
00001E1C 00000000 00000000 00001E24 00000000 00000000 00001E2C 00000000 00000000	
00001E24 00000000 00000000 00001E2C 00000000 00000000	
00001E34 00000000 00000000	
0001E3C 00000000 000000000 5264 TRTOP211 DC 17X'00',X'11',238X'00' stop on X'11'	
00001E44 00000000 00000000	
00001E4C 00110000 00000000	
0001E54 00000000 00000000	
0001E5C	
0001E64 00000000 00000000 0001E6C 00000000 00000000	
0001E74	
0001E7C 00000000 00000000	
0001E84 00000000 00000000	
0001E8C 00000000 00000000	
0001E94	
0001E9C 00000000 00000000 0001E44 00000000 00000000	
0001EA4 00000000 00000000 0001EAC 00000000 00000000	

ASMA Ver.	0.2.1	CLCL-et-al	(Test CL	CL, MVCIN and TRT i	nstructions)	08 Mar 2022 13:54:16 Pa	age 36
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001EB4	00000000 00000000						
00001EBC	00000000 00000000						
00001EC4	00000000 00000000						
00001ECC 00001ED4	00000000 00000000						
00001ED4	0000000 0000000						
00001EE4	00000000 00000000						
00001EEC	00000000 00000000						
0001EF4	00000000 00000000						
00001EFC	00000000 00000000						
00001F04	00000000 00000000						
00001F0C 00001F14	00000000 00000000						
00001F1C	00000000 00000000						
00001F24	00000000 00000000						
00001F2C	00000000 00000000						
00001F34	00000000 00000000						
00001F3C	00000000 00000000			5266 TRTOP2F0 DC	240X'00',X'F0',15X'00'	stop on X'F0'	
00001F44	00000000 00000000						
00001F4C	00000000 00000000						
00001F54 00001F5C	00000000 00000000						
00001F64	00000000 00000000						
00001F6C	00000000 00000000						
00001F74	00000000 00000000						
00001F7C	00000000 00000000						
00001F84	00000000 00000000						
00001F8C 00001F94	00000000 00000000						
00001F9C	00000000 00000000						
00001FA4							
	00000000 00000000						
00001FB4	00000000 00000000						
00001FBC	00000000 00000000						
00001FC4 00001FCC	00000000 00000000						
00001FD4	00000000 00000000						
0001FDC	00000000 00000000						
00001FE4	00000000 00000000						
00001FEC	00000000 00000000						
00001FF4	00000000 00000000						
00001FFC 00002004	00000000 00000000						
00002004 0000200C	00000000 00000000						
00002014	00000000 00000000						
0000201C	00000000 00000000						
00002024	00000000 00000000						
0000202C 00002034	F0000000 00000000 00000000						
2002034	00000000 00000000						

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN a	nd T	RT ins	structions)	08 Mar 2022 1	13:54:16	Page 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5269 *		CLCL	**************************************			
0000203C 00002044	00060000 00000001 00160000 00000001			5272 CLCL	1	DC	A(6*K64),A(1),A(MB+(6*	<sup>(</sup> K64)),A(1)	both eq	ual
0000204C 00002054	00060000 00000002 00160000 00000002			5274 CLCL	2	DC	A(6*K64),A(2),A(MB+(6*	<sup>6</sup> K64)),A(2)	both eq	ual
0000205C 00002064	00060000 00000100 00160000 00000100			5276 CLCL	256	DC	A(6*K64),A(256),A(MB+	(6*K64)),A(256)	both eq	ual
0000206C 00002074	00060000 00000400 00160000 00000400			5278 CLCL	1K	DC	A(6*K64),A(K),A(MB+(6*	<sup>(</sup> K64)),A(K)	both eq	ual
0000207C 00002084	0005FFF4 00010000 0015FFDE 00010000			5280 CLCL	вотн	DC	A(6*K64-12),A(K64),A(N	1B+(6*K64)-34),A(K64)	both eq	ual
0000208C 00002094	00060000 00001000 0015FFDE 00010000			5282 CLCL	OP2	DC	A(6*K64),A(PAGE),A(MB-	-(6*K64)-34),A(K64)	both eq	ual
0000209C 000020A4	00070000 00000004 00170000 00000004			5284 CLCL	4	DC	A(7*K64),A(4),A(MB+(7°	<sup>6</sup> K64)),A(4)	op1 H	IGH
000020AC 000020B4	00080000 00000008 00180000 00000008			5286 CLCL	8	DC	A(8*K64),A(8),A(MB+(8*	<sup>6</sup> K64)),A(8)	op1 L	OW!
000020BC 000020C4	0008FFF4 00010000 00190000 00001000			5288 CLCL	0P1	DC	A(9*K64-12),A(K64),A(N	1B+(9*K64)),A(PAGE)	op1 H	IGH
000020CC 000020D4				5290 CLCL	PF	DC	A(10*K64),A(K64),A(MB-	-(10*K64)),A(K64)	page fa	ult

ASMA Ver.	0.2.1		CLCL-et-al	(Test CLC	L, MVC	IN and T	RT inst	tructions)		08 Mar 2022	13:54:16	Page	38
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT								
					5293	*	CLCL E	Expected Endin	**************************************	5			
000020DC	00060001				5296	ECLCL1	DC	A(6*K64+1),A(	0),A(MB+(6*K64)+1	l),A(0)	both e	qual	
000020E4	00160001 6	30000000											
000020EC 000020F4	00060002 6 00160002 6				5298	ECLCL2	DC	A(6*K64+2),A(	0),A(MB+(6*K64)+2	2),A(0)	both e	qual	
000020FC 00002104	00060100 0 00160100 0				5300	ECLCL256	DC	A(6*K64+256),	A(0),A(MB+(6*K64)	)+256),A(0)	both e	qual	
0000210C	00060400				5302	ECLCL1K	DC	A(6*K64+K),A(	0),A(MB+(6*K64)+H	(),A(0)	both e	qual	
00002114	00160400 6	0000000											
0000211C 00002124	0006FFF4 6				5304	ECLCLBTH	DC	A(6*K64-12+K6	4),A(0),A(MB+(6*I	(64)-34+K64),	A(0) bth	equl	
								. /				_	
0000212C 00002134	00061000 0 0016FFDE 0				5306	ECLCLOP2	DC	A(6*K64+PAGE)	,A(0),A(MB+(6*K64	1)-34+K64),A(	0) both e	qual	
0000213C	00070003 6	30000001			5308	ECLCL4	DC	A(7*K64+4-1),	A(1),A(MB+(7*K64)	)+4-1),A(1)	op1	HIGH	
00002144	00170003 6	00000001											
0000214C 00002154	00080007 6 00180007 6				5310	ECLCL8	DC	A(8*K64+8-1),	A(1),A(MB+(8*K64)	)+8-1),A(1)	op1	LOW!	
0000215C 00002164					5312	ECLCLOP1	DC	A(9*K64-12+K6	4-1),A(1),A(MB+(9	9*K64)+PAGE),	A(0) op1	HIGH	
	000В0000 (				5314	ECLCLPF	DC	A(10*K64+K64)	,A(0),A(MB+(10*K6	54)+K64),A(0)	page f	ault	
00002174	001B0000 (	30000000											
0000217C 00002184	00000000				5316	CLCLEND	DC	4F'0'	(actual ending	register val	.ues)		
30002104			00000005 00005000	00000001 00000001		PFPAGE PFPGBYTS	EQU EQU	5 (PFPAGE*PAGE)	(page the Page (number of byte			)	

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)		08 Mar 2022	13:54:16	Page	39
LOC	OBJECT CODE	ADDR1	` ADDR2	STMT		,				J	
	053261 6652	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	7,001,12	5320 ******* 5321 * 5322 *****	***** Fixed ****	********** storage loc ******		******************	***********		
0000218C		0000218C	000021FD			CLCLetal+TI		(s/b @ X'21FD')			
000021FD	00			5326 TIMEOPT	DC	X'00'	Set to non-	zero to run timing t	ests		
000021FE		000021FE	000021FE	5328	ORG	CLCLetal+TE	STADDR	(s/b @ X'21FE', X'2	1FF')		
000021FE 000021FF	00 00			5330 TESTNUM 5331 SUBTEST				of active test sub-test number			
00002200		00002200	00003000	5333	ORG	CLCLetal+SE	GTABLS	(s/b @ X'3000')			
00003000	00			5335 DATTABS	DC	X'00'	Segment and	Page Tables will go	here		

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	truct	ions	)	08 Mar 2022 13:54:16 Page 40
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				E227 ******	*****	****	:***	****	**********
				5338 *	IOCB [				
				5339 ******	*****	****	****	****	************
				5341	DSECTS	5 NAM	1E=IO	СВ	
				5343+IOCB	DSECT				
									Description (R->program read-only, X->program read/wr
00000000				5345+IOCBDID	DS		+0		R Device Identifier - Subsystem ID for channel subsyst
00000000	0000			5346+	DS		+0		reserved - must be zeros
00000002	0000			5347+IOCBDV		Н	+2	R	Channel Unit Device address of I/O operation
0000004	0000			5348+IOCBDEV		H	+4	XX	Device address or device number (R after ENADEV)
0000006	0000			5349+IOCBZERO				R R	
80000008	00			5350+IOCBUM	DS			X X	
0000009	00			5351+IOCBCM	DS			XX	
A000000A	00			5352+IOCBST	DS		+10		
0000000A 0000000B	00 00			5353+IOCBUS 5354+IOCBCS	DS DS				Accumulated unit status Accumulated channel status
0000000C	00			5355+IOCBUT			+11		
000000C	00			5356+IOCBCT					Used to test unit status
0000000E	00			5357+IOCBSC	DS		+14	I R	Accumulted subchanel status control
000000E	00			5358+IOCBWAIT			+15	X X	
00000010	00000000			5359+IOCBSCCW					R I/O status CCW address
00000014				5360+IOCBSCNT					I/O status residual count as a positive full word
00000014	0000			5361+	DS		+20		reserved must be zeros
0000016	0000			5362+IOCBRCNT			+22		I/O status residual count as an unsigned halfword
00000018				5363+IOCBCAW	DS		+24		Channel Address word
0000018	0000000 00000000			5364+IOCBORB	DS		+24		<pre>Address of the ORB for channel subsystem I/O</pre>
00000020	00000000 00000000			5365+IOCBIRB	DS	AD	+32	Х	Channel subsystem IRB address
00000028	00000000 00000000			5366+IOCBSIB	DS	AD		Х	Channel subsystem SCHIB address
		00000030	00000001	5367+IOCBL	EQU	*-IO	CB	Leng	th of IOCB control block (48) without embedded structu

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions	)	08 Mar 2022 13:54:16 Page 41
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5369 ******* 5370 * 5371 ******	ORB D	SECT		******** ******
				F272	DCECT	C NAME OF	5	
				5373 5375+ORB		S NAME=OR	В	
0000000	00000000			5376+ORBPARM	DSECT DC	F'0'	Word 0, bits 0-31	
00000004	00	000000F0 00000008 00000004	00000001 00000001 00000001	5381+ORBC	DC EQU EQU EQU	X'00' X'F0' X'08' X'04'	Word 1, bit 4 -	Storage Key Mask Suspend Control Streaming Mode Control
		00000002 00000001	00000001 00000001		EQU EQU	X'02' X'01'		Modification Control Synchronization Control
00000005	00	00000080 00000040	00000001 00000001	5385+ORB1_8 5386+ORBF 5387+ORBP	DC EQU	X'00' X'80' X'40'		CCW Format-Control
		00000040 00000020 00000010	00000001 00000001	5388+ORBI	EQU EQU EQU	X'20' X'10'	Word 1, bit 10 -	Pre-fetch control Initial-status Interruption Control Address Limit Checking Control
		00000008 00000004 00000002	00000001 00000001 00000001	5390+ORBU	EQU EQU EQU	X'08' X'04' X'02'	Word 1, bit 12 - Word 1, bit 13 -	Suppress-suspended-interruption con Channel-Program-Type Control Format 2-IDAW Control
00000006 00000007	00 00	00000001	00000001	5393+ORBT 5394+ORBLPM 5395+ORRB1 24	EQU DC	X'01' X'00' X'00'	Word 1, bit 15 - Word 1, bits 16-23 - Word 1, bits 24-31	2K-IDAW control Logical Path Mask
		00000080 0000007F 00000040	00000001 00000001 00000001	5396+ORBL 5397+ORBRSV3 5398+ORBD	EQU EQU EQU	X'80' X'7F' X'40'	Word 1, bit 24 - Word 1, bits 25-31 - Word 1, bit 25 -	Incorrect Length Suppression Mode reserved must be zeros MIDAW Addressing Control
		0000003E 0000007E 00000001	00000001 00000001 00000001	5400+ORBRSV25	•	X'3E' X'7E' X'01'	Word 1, bits 25-30 -	reserved must be zeros reserved must be zeros ORB-extension control
80000008	00000000	00000080	00000001			A(0) X'80'	Word 2, bit 0 -	Channel Program Address reserved must be zero
		0000000C	00000001		EQU		ngth of standard ORB	
000000C	99			5406+* Extend 5407+ORBCSS	DC DKB	tielas X'00'	Word 3 hits 0-7	Channel Subsystem Priority
1000000C				5408+ORBRSV5		X'00'		reserved must be zeros
000000E				5409+ORBPGM	DC	0X'00'		Transport mode reserves for program
000000E	00			5410+ORBCU	DC	X'00'	Word 3, bits 16-23 -	Control Unit Priority
	00			5411+ORBRSV6		X'00'	Word 3, bits 24-31 -	reserved must be zeros
	00000000 00000000 00000000 00000000			5412+ORBRSV7		XL16'00'		reserved must be zeros
		00000020	00000001	5413+ORBXLEN	EOU	*-ORB Le	ngth of extended ORB	

ASMA Ver.	. 0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions	)	08 Mar 2022 13	3:54:16	Page	42
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				5417 *	IRB D	SECT		*********			
				5418 ******	*****	*****	*****	**********	******	****	
				5420	DSECT	S NAME=IR	В				
00000000				5422+IRB 5423+IRBSCSW		Interrup XL12'00'	tion Words 0-2 -	Response Block Subchannel Status Word	(Defined	d by DSEC	CT SCSW
0000000C 00000014	00000000 00000000 00000000 00000000 000000			5424+IRBESW	DC	XL20'00'	Words 3-7 -	Extended Status Word			
00000020 00000028 00000030	00000000 00000000 00000000 00000000 000000			5425+IRBECW	DC	XL32'00'	Words 8-15	- Extended Control Word			
	00000000 00000000	00000040	00000001	5426+IRBL 5427+IRBEMW	EQU DC	*-IRB XL32'00'	IRB Length Words 16-23	- Extended Measurement	Word		
00000050	00000000 00000000 00000000 00000000 000000										
		00000060	00000001	5428+IRBXL	EQU	*-IRB	Extended IR	B Length			

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and TR	RT inst	truction	s) 08 Mar 2022 13:54:16 Page	43
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
Loc	ODJECT CODE	ADDIT	ADDITE					
				5431 ******** 5432 *	****** 1 SCSW		**************	
				5432 ******	3C3W L	JSEC1 *******	*************	
				3 133				
				5435		S NAME=S		
0000000	0.0			5437+SCSW		Subchan		
00000000	00	aaaaaaea	00000001	5438+SCSWFLAG 5439+SCSWKEYM		X'00' X'F0'	Flags Storage Key Mask of subchannel storage key	
				5440+SCSWSUSC		X'08'	Suspend Control	
				5441+SCSWESWF		X'04'	Extended Status Word Format	
				5442+SCSWDCCM		X'03'	Deferred condiont code mask	
				5443+SCSWDCC0		X'00'	Normal I/O interruption	
				5444+SCSWDCC1		X'01'	Deferred condition code is 1	
		00000003	00000001	5445+SCSWDCC3	EQU	X'03'	Deferred condition code is 3	
00000001	00			5447+SCSWCTLS	DC	X'00'	General Controls	
		00000080	00000001	5448+SCSWCCWF		X'80'	CCW Format control when	
				5449+SCSWCCWP		X'40'	CCW Prefetch Control	
				5450+SCSWISIC		X'20'	Initial-Status-Interruption Control	
				5451+SCSWALKC 5452+SCSWSSIC	-	X'10' X'08'	Address-Limit-Checking Control Suppress suspended interruption	
				5452+3C3W3S1C 5453+SCSW0CC		X'04'	Zero-Condition Code	
				5454+SCSWECWC		X'02'	Extended Control Word control	
				5455+SCSWPNOP		X'01'	Path Not Operational	
				5.457 COCU4	5.0	V.I.0.0.I		
00000002	00	00000070	00000001	5457+SCSW1 5458+SCSWFM	DC	X'00'	Control Byte 1 Functional Control Mask	
				5450+SCSWFS	EQU EQU	X'70' X'40'	Function Control - Start Function	
				5460+SCSWFH	EQU	X'20'	Function Control - Halt Function	
				5461+SCSWFC	EQU	X'10'	Function Control - Clear Function	
				5462+SCSWARP	EQU	X'08'	Activity Control - Resume pending	
				5463+SCSWASP	EQU	X'04'	Activity Control - Start pending	
				5464+SCSWAHP	EQU	X'02' X'01'	Activity Control - Halt pending	
00000003	00	0000001	00000001	5465+SCSWACP 5466+SCSW2	EQU DC	X'00'	Activity Control - Clear pending Control Byte 2	
0000000		00000080	00000001	5467+SCSWASA	EQU	X'80'	Activity Control - Subchannel Active	
		00000040	00000001	5468+SCSWADA	EQU	X'40'	Activity Control - Device Active	
				5469+SCSWASUS		X'20'	Activity Control - Suspended	
					EQU	X'10'	Status Control - Alert Status	
				5471+SCSWSINT 5472+SCSWSPRI		X'08' X'04'	Status Control - Intermediate Status Status Control - Primary Status	
				5472+3C3W3PK1 5473+SCSWSSEC		X'02'	Status Control - Primary Status  Status Control - Secondary Status	
				5474+SCSWSPEN		X'01'	Status Control - Status Pending	
00000004	00000000			5476+SCSWCCW	DC	A(0)	CCW Address	
55555554				J-701JCJMCCM		7(0)	CON AUGI COO	
8000000	00			5478+SCSWUS	DC	X'00'	Unit Status	
			00000001	5479+SCSWATTN	_	X'80'	Attention	
				5480+SCSWSM 5481+SCSWCUE	EQU	X'40' X'20'	Status modifier Control-unit end	
				5482+SCSWBUSY	EQU EQU	X'10'	Busy	
				5483+SCSWCE	EQU	X'08'	Channel end	
					-			

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions	)	08 Mar	2022 1	3:54:16	Page	44
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
		00000004	00000001	5484+SCSWDE	EQU	X'04'	Device end					
			00000001	5485+SCSWUC		X'02'	Unit check					
		00000001	00000001	5486+SCSWUX	EQU	X'01'	Unit exception					
0000009	00			5488+SCSWCS	DC	X'00'	Channel Status					
		00000080	00000001	5489+SCSWPCI		X'80'	Program-controlled in	nterrupt	ion			
		00000040	00000001	5490+SCSWIL	EQU	X'40'	Incorrect length					
		00000020	00000001	5491+SCSWPRGM		X'20'	Program check					
		00000010 0000008	00000001 00000001	5492+SCSWPROT 5493+SCSWCDAT		X'10' X'08'	Protection Check Channel-data check					
		00000004		5494+SCSWCCTL		X'04'	Channel-control check					
		00000004		5495+SCSWICTL		X'02'	Interface-control che					
		00000001		5496+SCSWCHNG		X'01'	Chaining check					
000000A	0000			5498+SCSWCNT	DC	H'0'	Residual CCW count					
		0000000C	00000001	5499+SCSWL	EQU	*-SCSW						

ASMA Ver.	0.2.1	CLCL-et-al	(Test CLC	CL, MVCIN and	TRT ins	tructions)	08 Mar 2022 13:54:16 Page	45
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5502 ******* 5503 * 5504 *****	****** (othe *****	**************************************	**************************************	
				5506	DSECT	S PRINT=OFF,NAME=(ASA,SCHIB,CC	W0,CCW1,CSW)	
				5782	PRINT	ON		
						**********	*********	
				5785 * 5786 ******	Regis ****	ter equates ************************************	*********	
			00000001 00000001	5789 R1	EQU EQU	0 1		
		00000003	00000001 00000001	5791 R3	EQU EQU	2 3		
		00000005	00000001 00000001	5793 R5	EQU EQU	4 5		
			00000001 00000001		EQU EQU	6 7		
		00000008 00000009	00000001 00000001	5796 R8 5797 R9	EQU EQU	8 9		
		0000000A 0000000B	00000001 00000001	5798 R10 5799 R11	EQU EQU	10 11		
		0000000C 0000000D	00000001 00000001	5800 R12 5801 R13	EQU EQU	12 13		
		0000000E 0000000F	00000001 00000001	5802 R14 5803 R15	EQU EQU	14 15		
				5805	END			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
5A	4	00000000		5510	3532												
SBEGIN	U	0000000	1	5511	5516	5558	5594	5603	5621	5628	5634	5638	5642	5648	5665		
SEND	U	00000200	1	5664	5665												
SLENGTH	U	00000200	1	5665													
CEXTCOD	Н	0000001A	2	5528													
IOCOD	H	0000003A	2	5536													
CMCKCOD	H.	00000032	2	5534													
PGMCOD	H	00000032 0000002A		5532													
			2														
SVCCOD	H	00000022	2	5530	2004	2011	4054		4204		4506	4-46	4074	4074	4004		
EGCLOCK	D	000015A8	8	5094	3901	3911	4051	4164	4394	4404	4536	4546	4871	4874	4881		
GDATON	I	000011C6	4	4719	4726												
GIN	I	00000200	2	3538	3507	3533	3534	3811	3881								
ALCDUR	I	0000135C	4	4868	3905	4158	4398	4540	4796								
ALCRET	F	000013A0	4	4890	4868	4887	-										
ALCWORK	F	000013A0	4	4891	4869	4886											
ALCWORK	I E	000013A4		5540	4009	4000											
	r D		4														
AWADDR	R	00000049	3	5543													
AWKEY	Χ	00000048	1	5541													
AWSUSP	U	80000008	1	5542													
CW0	4	0000000	8	5669	5675												
CW0ADDR	R	00000001	3	5671													
CWOCNT	H	00000006	2	5674													
CWOCODE	X	00000000	1	5670													
			1														
WOFLGS	Х	00000004	1	5672													
CWOL	U	00000008	1	5675													
CW1	4	0000000	8	5687	5692												
W1ADDR	Α	00000004	4	5691													
CW1CNT	Н	00000002	2	5690													
W1CODE	Χ	00000000	1	5688													
CW1FLGS	X	00000001	1	5689													
W1L	Û	00000001		5692													
			1														
CWCC	U	00000040	1	5679													
CWCD	U	00000080	1	5678													
CWIDA	U	00000004	1	5683													
CWPCI	U	8000000	1	5682													
CWSKIP	Ū	00000010	1	5681													
CWSLI	Ŭ	00000010	1	5680													
CWSUSP	Ü	00000020	1	5684													
	U		1														
HANID	F	000000A8	4	5595	2526												
.C1	A	00001638	4	5111	3596												
.C2	Α	00001640	4	5112	3603												
.C256	Α	00001668	4	5118	3586	3625											
.C4	Α	00001658	4	5116	3584	3610											
.C8	Α	00001660	4	5117	3590	3617											
.СВОТН	A	00001648	4	5113	3632	552.											
.CL1	^	00001040 0000203C	4	5272	3678												
	A .		4														
.CL1K	A	0000206C	4	5278	3717												
.CL2	Α	0000204C	4	5274	3687												
.CL256	Α	0000205C	4	5276	3895	4045	4053	4054	4057	4058	4059	4060	4061	4062	4063	4064	4065
					4066	4067	4068	4069	4070	4071	4072	4073	4074	4075	4076	4077	4078
					4079	4080	4081	4082	4083	4084	4085	4086	4087	4088	4089	4090	4091
					4092	4093	4094	4095	4096	4097	4098	4099	4100	4101	4102	4103	4104
					70JZ	-0 <i>)</i>	-UJ+	TU ) J	<del>-</del> 020	T001	-000	<del>-</del> 022	4100	-101	-10Z	410J	-10 <del>1</del>

LICLE A A 000020AC 4 5286 3670 3708  LICLENDY F 0000217C 4 5380 3726  LICLETAL J 00000000 12289 3489 3492 3499 3506 3508 5324 5328 5333  LICLOP1 A 000020BC 4 5288 3665 3736  LICLOP1 A 000020BC 4 5289 3675  LICLOP1 A 000020BC 4 5289 3675  LICOP1 A 000020BC 4 5289 3665 3736  LICOP1 A 0000150 4 5114 3646  LICOP1 A 0000150 4 5114 3646  LICOP2 A 0000150 1 289 3489  LICOP2 A 0000150 1 289 3489  LICOP1 A 0000150 1 5714  LICOP2 A 00000000 12289 3489  LICOP1 A 0000150 1 5712  LICOP2 A 00000000 1 25724  LICOP3 A 0000150 1 5712  LICOP3 A 0000150 1 5718  LICOP4 A 0000150 1 5718  LICOP5 A 00000000 1 5718  LICOP5 A 00000000 1 5718  LICOP6 A 0000150 1 5718  LICOP6 A 00000000 1 5702  LICOP7 A 00000000 1 5718  LICOP6 A 00000000 1 5702  LICOP7 A 00000000 1 5718  LICOP7 A 00000000 1 5702  LICOP7 A 000000000 1 5702  LICOP7 A 0000000000 1 5702  LICOP7 A 00000000000000000000000000000000000	ASMA Ver. 0.2.1		CLCL-e	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				08 Mar	2022	13:54:	16 Pa	ige	47
118   119   119   110   112   113	SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
4276   4286						4118 4131 4144 4172 4198 4224	4119 4132 4145 4174 4200 4226	4120 4133 4146 4176 4202 4228	4121 4134 4147 4178 4204 4230	4122 4135 4148 4180 4206 4232	4123 4136 4149 4182 4208 4234	4124 4137 4150 4184 4210 4236	4125 4138 4151 4186 4212 4238	4126 4139 4152 4188 4214 4240	4127 4140 4154 4190 4216 4242	4128 4141 4155 4192 4218 4244	4129 4142 4166 4194 4220 4246	4130 4143 4168 4196 4222 4248	
LCLICENDT F 0000217C	CLCL4 CLCL8					4276 4302 4328 4354 3660	4278 4304 4330 4356 3697	4280 4306 4332	4282 4308 4334	4284 4310 4336	4286 4312 4338	4288 4314 4340	4290 4316	4292 4318	4294 4320	4296 4322	4298 4324	4300 4326	
LICLOP2 A 0000208C 4 5292 3745 LICLOP1 A 00001670 4 5119 3588 3639 LICOP2 A 00001650 4 5119 3588 3639 LICOP2 A 00001650 4 5119 3588 3639 LICOP2 A 00001650 4 5114 3646 LICOP2 A 0000150 12289 3489 LICOP3 A 0000150 1508 5108 5050 LICOP4 D 0 0000031B 1 5667 LICOP4 D 0 0000031B 1 5667 LICOP5 D 0 0000000 12289 4716 LICOP5 D 0 0000000 12289 4716 LICOP5 D 0 0000000 1 5704 LICOP5 D 0 00000000 1 5704 LICOP5 D 0 0000000 1 5704 LICOP5 D 0 00000000 1 5704 LICOP5 D 0 0000000 1 5704 LICOP5 D 0 0000000 1 5704 LICOP5 D 0 00000000 1 5704 LICOP5 D 0 000000000000000000000000000000000	CLCLBOTH CLCLEND CLCLETAL	A F J	0000207C 0000217C 00000000	4 4 12289	5280 5316 3489	3726 4931 3492	4932 3499	3506	3508	5324	5328	5333							
CONPGM	CLCLOP2 CLCLPF CLCOP1 CLCOP2	A A A	0000208C 000020CC 00001670 00001650	4 4 4 4	5282 5290 5119 5114	3745 4667 3588	4693	4762	4764	4770	4772								
SMATTN	CODE CONPGM CPUID CRLREGØ	W U	000015E0 0000031B 00001598	8 1 4	5103 5667 5089														
CSWCDAT U 0000008 1 5713 4855 CSWCHNG U 00000001 1 5726 CSWCNT H 00000006 2 5728 CSWCS X 0000005 1 5718 CSWCLE U 00000000 1 5702 CSWDCC0 U 0000000 1 5702 CSWDCC0 U 0000000 1 5702 CSWDCC1 U 0000000 1 5704 CSWDCC3 U 0000000 1 5704 CSWDCCM U 0000000 1 5701 CSWDCCM U 0000000 1 5701 CSWDC U 0000000 1 5701 CSWFLAG X 0000000 1 5695 CSWFMT 4 0000000 1 5695 CSWFMT 4 0000000 1 5729 CSWFMT U 0000000 1 5729 CSWFMT U 00000000 1 5725 CSWICTL U 00000000 1 5725 CSWICTL U 00000000 1 5720 CSWKEYM U 00000000 1 5720 CSWKEYM U 00000000 1 5700 CSWKEYM U 00000000 1 5700 CSWCSWC U 00000000 1 5700 CSWC U 00000000 1 5710 CSWPC U 00000000 1 5710 CSWPC U 00000000 1 5710 CSWPC U 00000000 1 5710	CSWATTN CSWBUSY CSWCCTL	H U U R	00000080 00000010 00000004	8 1 1 1 3	5709 5712 5724														
CSWDC0 U 0000020 1 5711 CSWDC1 U 0000000 1 5702 CSWDC3 U 0000003 1 5704 CSWDCMD U 0000003 1 5701 CSWDC U 0000003 1 5701 CSWDE U 00000004 1 5696 CSWFLAG X 0000000 8 5695 5729 CSWFMT 4 00000008 1 5729 CSWICTL U 0000002 1 5725 CSWICTL U 0000004 1 5696 CSWICTL U 0000004 1 5697 CSWIL U 0000004 1 5697 CSWIL U 0000004 1 5720 CSWIL U 0000004 1 5720 CSWLOG U 0000004 1 5720 CSWLOG U 0000004 1 5700 CSWLOG U 0000004 1 5719 CSWLOG U 0000008 1 5719 CSWLOG U 0000008 1 5719 CSWLOG U 00000000 1 5719	CSWCDAT CSWCE CSWCHNG CSWCNT	U U U H	00000008 00000008 00000001 00000006	1 1 1 2	5723 5713 5726 5728	4855													
CSWDCCM U 0000003 1 5701 CSWDE U 0000004 1 5714 4855 CSWFLAG X 0000000 1 5696 CSWFMT 4 0000000 8 5695 5729 CSWFMTL U 00000008 1 5729 CSWICTL U 00000002 1 5725 CSWIL U 00000040 1 5697 CSWKEYM U 00000040 1 5697 CSWLOG U 00000080 1 5719 CSWPCI U 00000080 1 5719 CSWPRGM U 00000000 1 5719	CSWCUE CSWDCC0 CSWDCC1	X U U	00000020 00000000 00000001	1 1 1	5711 5702 5703														
CSWFMTL U 00000008 1 5729 CSWICTL U 00000002 1 5725 CSWIL U 00000040 1 5720 CSWKEYM U 000000F0 1 5697 CSWLOG U 00000004 1 5700 CSWPCI U 00000080 1 5719 CSWPRGM U 00000020 1 5721	CSWDCC3 CSWDCCM CSWDE CSWFLAG CSWFMT	U U X 4	00000003 00000004 00000000	1 1 1 1 8	5701 5714 5696														
CSWLOG U 0000004 1 5700 CSWPCI U 00000080 1 5719 CSWPRGM U 0000020 1 5721	CSWFMTL CSWICTL CSWIL CSWKEYM	U U U	00000008 00000002 00000040	1 1 1 1	5729 5725 5720														
	CSWLOG CSWPCI CSWPRGM CSWPROT	U U U	00000004 00000080	1 1 1 1	5700 5719														

ASMA Ver. 0.2.1		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				08 Mar	2022	13:54:1	L6 Pa	ge	48
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
CSWSM	U	00000040	1	5710														
CSWSUSP	Ü	00000040	1	5699														
CSWUC	U	00000000	1	5715														
CSWUS	X	00000002	1	5708														
CSWUX	Û	00000004	1	5716														
CTLREG1				5090	1717													
DATONPSW	A	0000159C	4	4726	4717													
DATTABS	X	000011E8 00003000	4		4718													
DURATION	X			5335 5096	2006	41E0	4200	4541	4700	4800	4803	4883						
DWAT0010	D	000015B8 00001440	8	4961	3906 4960	4159	4333	4541	4799	4000	4003	4003						
DWAT0010 DWAT0011	3 3	00001440	0	4966	4965													
DWAT0011 DWAT0012		00001450	8	4971	4970													
DWAT0012 DWAT0013	3 3	00001470	8	4976	4975													
ECLCL1		00001470 000020DC	4	5296	3681													
ECLCL1K	A A	000020DC 0000210C	_	5302	3720													
ECLCLIK ECLCL2	A	0000210C 000020EC	4 4	5298	3690													
ECLCL2 ECLCL256	A	000020EC	4	5300	שכטכ													
ECLCL256	A	000020FC	4	5308	3700													
ECLCL4 ECLCL8	A	0000213C 0000214C	4	5310	3711													
ECLCLBTH	A	0000214C 0000211C	4	5304	3711													
ECLCLOP1	A	0000211C 0000215C	4	5312	3739													
ECLCLOP2	A	0000213C	4	5306	3748													
ECLCLOFZ	A	0000212C 0000216C	4	5314	4776													
EDIT	X	0000210C	12	5105	4813	4814												
ENADEV	Ĭ	00001020	4	4995	4923	4014												
ENAOKAY	Ī	00001400 000014D4	2	5020	5009													
ENDCLCL	Ī	00001454 000013FA	4	4931	3682	3691	3701	3712	3721	3730	3740	3749						
ENDCLOCK	Ď	000015FA	8	5095	3904	4027	4157	4370	4397	4510	4539	4652	4876	4879	4882			
ENDREGS	A	00001320	4	5191	3850	4027	7137	4370	7331	<b>4310</b>	4333	4032	4070	4075	700Z			
EOJ	H	00001438	2	4959	3566	3574												
EXLEN	F.	000001438	4	5188	3839	3374												
EXTCPUAD	H	00000010	2	5560	3033													
EXTICODE	H	00000086	2	5561														
EXTIPARM	F	00000080	4	5559														
EXTNPSW	F	00000058	8	5549														
EXTOPSW	F	00000018	8	5521	5527													
FAILDEV	H	00001448	2	4964	5000	5010	5015											
FAILIO	H	00001458	2	4969	4823	4846	4856											
FAILMASK	A	0000001C	4	5189	3840													
FAILTEST	Н	00001468	2	4974	3569	3572	3598	3605	3612	3619	3627	3634	3641	3648	3680	3689	3699	
					3710	3719	3728	3738	3747	3865	4737	4743	4757	4763		4769	4771	
					4773	4777	4781	4787	4933	4946								
FIND0015	Α	000014CC	4	5017	4995													
FINL0015	Н	0000148E	2	4998	5014													
FINM0015	Α	000014D0	4	5018	5013													
FINN0015	Н	000014BC	2	5011	5002	5004												
IIRB0016	F	00001508	4	5045	5041	5043												
IMAGE	1	0000000	12289	0														
INIT	Н	000013E8	2	4917	3545													
INV1	Α	00001678	4	5125	3761													
INV2	Α	00001688	4	5126	3766													
INV256	Α	000016B8	4	5129	3781	4388												

ASMA Ver. 0.2.1		CLCL-e	t-al (Test	CLCL,	MVCIN	and IK	ınstr	uctions)		08 Mar	2022 13	:54:16	rage	49
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES								
INV4	Α	00001698	4	5127	3771									
INV8	A	000016A8	4	5128	3776									
INVBOTH	A	000016C8	4	5131	3786									
INVOP1	Ä	000016D8	4	5132	3791									
INVOP2	Ä	000016E8	4	5133	3796									
IOCB	4	00001010	48	5343	5367	3535								
OCBCAW	Ā	00000000	4	5363	3307									
OCBCM	X	00000018	1	5351										
OCBCS	X	00000003	1	5354										
IOCBCT	X	0000000D	1	5356										
OCBDEV	H	00000000	2	5348	5003									
IOCBDID	F	00000004	4	5345	4819	5006								
OCBDID	Н	00000000		5347	4019	3000								
		00000020	2	5365	1021									
OCBIRB	A	00000030	8		4824									
IOCBL	U		1	5367	1021	4020								
[OCBORB	A	00000018	8	5364	4821	4920								
IOCBRCNT	H	00000016	2	5362	4853	1010	4050							
IOCBSC	X	0000000E	1	5357	4817	4848	4850							
IOCBSCCW	A	00000010	4	5359	4852									
COCBSCNT	F	00000014	4	5360	4006									
OCBSIB	A	00000028	8	5366	4996	4040								
OCBST	Н	000000A	2	5352	4818	4849								
OCBUM	X	00000008	1	5350										
OCBUS	X	000000A	1	5353	4855									
TOCBUT	X	000000C	1	5355										
IOCBWAIT	X	000000F	1	5358										
IOCBZERO	Н	00000006	2	5349	4818									
IOCB_009	Α	000014D8	4	5028	4919									
COELADDR	F	000000AC	4	5596										
IOICODE	Н	000000BA	2	5601										
IOIID	F	000000C0	4	5606										
IOINIT	I	00001478	4	4983	4922									
OIPARM	F	000000BC	4	5605										
IOMK0014	F	00001480	4	4985	4983	4984								
ON0008	3	00001300	8	4834	4831									
IONPSW	F	00000078	8	5553										
[OOPSW	F	00000038	8	5525	5535									
IORB0016	X	00001548	12	5047	5039									
050008	Х	00001308	8	4835	4830	4838								
OSSID	F	000000B8	4	5604	4841									
IOWT0007	H	000012E6	2	4828	4842	4845	4851							
[PLCCW1	F	00000008	8	5513										
IPLCCW2	F	00000010	8	5514										
IPLPSW	F	00000000	8	5512										
:RB	4	00000000	96	5422	5426	5428	4825							
RBECW	X	00000020	32	5425	0	- · <b>-v</b>								
RBEMW	X	00000020	32	5427										
IRBESW	X	00000040 0000000C	20	5424										
IRBL	Û	00000000	1	5426										
IRBSCSW	X	00000040	12	5423	4848	4849	4852	1853						
IRBXL	Û	00000000	12	5428	4040	+047	+032	4000						
IRST0008	H	00001310	_	4837	1001									
עממא ניע י	П	PICTORPO	2	403/	4834									

ASMA Ver. 0.2.1		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				08 Mar	2022	13:54:	16 Pa	ge	50
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
K	U	00000400	1	5076	5077	5078	5079	5278	5302									
K64	U	00010000	1	5078	5085	4528	4530	5111	5112	5113	5114	5116	5117	5118	5119	5125	5126	
					5127	5128	5129	5131	5132	5133	5206	5207	5211	5212	5216	5217	5221	
					5222	5226	5227	5231	5232	5234	5236	5237	5239	5241	5242	5244	5272	
					5274	5276	5278	5280	5282	5284	5286	5288	5290	5296	5298	5300	5302	
LCHANLOC	г	000000В0	1	EE07	5304	5306	5308	5310	5312	5314								
LCHANLOG LOGICERR	F D	0000011D8	4 8	5597 4724														
MAINSIZE	U	00200000	1	5084	5085													
MB	Ü	00100000	1	5079	5084	4530	5111	5112	5113	5114	5116	5117	5118	5119	5125	5126	5127	
	O	00100000	_	3073	5128	5129	5131	5132	5133	5207	5212	5217	5222	5227	5232	5237	5242	
					5272	5274	5276	5278	5280	5282	5284	5286	5288	5290	5296	5298	5300	
					5302	5304	5306	5308	5310	5312	5314	3200	3200	3230	3230	3230	3300	
MCKLOG	F	00000100	4	5629	5502		2200	2330	2220									
MCKNPSW	F	00000070	8	5552														
MCKOPSW	F	00000030	8	5524	5533													
MEASUREB	X	000000B9	1	5600	-													
MKARCHMD	X	000000A3	1	5588														
MKARS	F	00000120	4	5627														
MKCLKCMP	F	000000E0	8	5613														
MKCPUTIM	F	00000D8	8	5612														
MKCRS	F	000001C0	4	5632														
MKDMGCOD	F	000000F4	4	5616														
MKFAILA	F	000000F8	4	5618														
MKFPRS	D	00000160	8	5630														
MKICODE	F	000000E8	4	5614														
MKLOGOUT	F	00000100	4	5620														
MKMODEL	<u> </u>	000000FC	4	5619														
MKXSAA	F	000000D4	4	5611														
MONCLS	H	00000094	2	5576														
MONCODE	F	0000009C	4	5583														
MONNUMBR	X	00000095	1	5578														
MPGACCID MVCINCLC	X	000000A2 00001432	1	5586 4951	4945													
MVCINCLC	Y	00001432 000016F8	6 256	5135	4345	4941												
MVCINMVC	Т	000016F8	6	4950	4944	4941												
MVCINNUT	X	0000142C 000017F8	256	5154	4944													
MVCINSRC	T	00001718	230 6	4949	4943													
MVCINTST	Ī	00001420 0000140A	4	4940	3762	3767	3772	3777	3782	3787	3792	3797						
MYPGMNEW	Ī	0000140A	6	4731	4709	2,0,	J,, L	2,,,	5,52	5,5,	J, J Z	2,2,						
NKGRS	F	000001110	4	5631	., 55													
NUMLOOPS	F	000015A0	4	5092	3900	3910	4050	4163	4393	4403	4535	4545						
NUMPGTBS	U	00000020	1	5085	5086	5088	4673											
NUMSEGTB	U	00000002	1	5086	5090													
OP1DATA	Α	00000000	4	5180	3823													
OP1LEN	F	00000004	4	5181	3824													
OP1WHERE	Α	8000000	4	5182	3820													
OP2DATA	Α	000000C	4	5184	3827													
OP2LEN	F	00000010	4	5185	3828													
OP2WHERE	Α	00000014	4	5186	3821													
ORB	4	00000000	32	5375	5405	5413	3536											
ORB1_0	Χ	00000004	1	5378														

SMA Ver. 0.2.1			t-al (Test	-			1 11156	iuctio	113/				יום ויום ני	2022 13:	24.10	Page	5:
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
RB1_8	Χ	00000005	1	5385													
ORBA	U	00000010	1	5389													
RBB	U	00000004	1	5391													
RBC	U	00000004	1														
RBCCW	Α	8000000	4														
RBCSS	X	0000000C	1														
RBCU	X	0000000E	1														
RBD	U	00000040	1														
RBF	U	00000080	1														
RBH	U	00000002	1														
RBI	U	00000020	1	5388													
RBKEYM	U	000000F0	1														
RBL	U	00000080	1														
RBLEN	U	0000000C	1														
RBLPM	Х	00000006	1	5394													
RBM	U	00000002	1														
ORBP ARM	U	00000040	1	5387													
RBPARM	F	0000000	4														
ORBPGM	X	0000000E 0000007E	1														
RBRSV25	U		1	5400 5399													
ORBRSV26 ORBRSV3	U U	0000003E 0000007F	1 1	5399													
RBRSV4	U	0000007F	1	5404													
ORBRSV5	X	00000000 0000000D	1														
RBRSV6	X	0000000B	1														
RBRSV7	X	00000001	16														
ORBS	U	00000010	1	5380													
RBT	Ü	00000000	1														
RBU	Ü	00000001	1	5390													
RBX	Ü	00000001	1														
RBXLEN	Ü	00000020	1														
RBY	Ü	00000001	1														
ORRB1 24	X	00000007	1														
VERH <u>E</u> AD	D	000015C0	8		3906	4159	4399	4541	4798								
AGE	U	00001000	1	5077	5081	5087	5318	4677		5288	5306	5312					
AGELOOP	I	00001170	4		4687												
PAGETABS	U	00003080	1	5088	4674												
CFETO	Α	000000C4	4	5607													
PERACCID	X	000000A1	1	5585													
ERADDR	F	00000098	4														
ERCODE	Χ	00000096	1	5579													
ERCODMK	U	000000F0	1	5580													
FINSADR	I	000011D2	2	4722	4736												
FPAGE	U	00000005	1	5317	5318												
FPGBYTS	U	00005000	1	5318	4695												
GMACCID	X	000000A0	1	5584													
GMDXC	F	00000090	4		47.0												
GMICODE	H	0000008E	2		4742												
GMIID	F	0000008C	4														
GMIILC	X	0000008D	1	5571													
'GMIILCM 'GMNPSW	U F	0000000C	1	5572	4700	4740	4744	4724									
		00000068	8	5551	4708	4710	4711	4/31									

ASMA Ver. 0.2.1		CLCL-6	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				08 Mar	2022	13:54:	16 P	age	52
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
PGMOPSW	F	00000028	8	5523	5531	4736												
PGMTRX	F	00000090	4	5575	4749													
PMCW1_0	Χ	00000004	1	5736														
PMCW1 <sup>8</sup>	X	00000005	1	5739	5001	5007												
PMCWB	U	00000004	1	5771														
PMCWCHP0	Χ	00000010	1	5760														
PMCWCHP1	Χ	00000011	1	5761														
PMCWCHP2	Χ	00000012	1	5762														
PMCWCHP3	X	00000013	1	5763														
PMCWCHP4	Χ	00000014	1	5764														
PMCWCHP5	Χ	00000015	1	5765														
PMCWCHP6	Χ	00000016	1	5766														
PMCWCHP7	Χ	00000017	1	5767														
PMCWDNUM	Н	00000006	2	5751	5003													
PMCWE	U	00000080	1	5740	5007													
PMCWEXC	X	0000001B	1	5770														
PMCWIP	F	0000000	4	5735														
PMCWISCM	U	00000038	1	5737														
PMCWLM	U	00000060	1	5741														
PMCWLMG	U	00000020	1	5742														
PMCWLML	U	00000040	1	5743														
PMCWLPM	X	0000008	1	5753														
PMCWLPUM	X	000000A	1	5755														
PMCWM	U	00000004	1	5747														
PMCWMBI	Н	0000000C	2	5757														
PMCWMM	U	00000018	1	5744														
PMCWMMC	U	00000008	1	5746														
PMCWMME	U	00000010	1	5745														
PMCWPAM	X	0000000F	I	5759														
PMCWPIM	X	0000000B	1	5756														
PMCWPNOM	X	00000009	1	5754														
PMCWPOM	X X	0000000E 00000018	1	5758 5768														
PMCWRES1		00000018	4	5769														
PMCWRES2	X	00000018	3 1	5773														
PMCWS PMCWT	U U	00000002		5748														
PMCWV	U	00000001	1	5749	5001													
PMCWX	U	00000001	1	5772	2001													
PRTLINE	C	00000002 000015E8	68	5104	4029	4372	4512	4654	4813	4814	5103							
RØ	Ü	00001310	1	5788	3532	4675	4684	4685	4709	4710	4716	4749	4750	4751	4756			
R1	Ŭ	00000001	1	5789	3807	3834	3845	3853	3866	4717	., 40	., ,,	., 50	., 5 =	., 50			
R10	Ü	0000000A	1	5798	3678	3679	3687	3688	3697	3698	3708	3709	3717	3718	3726	3727	3736	
	_		_		3737	3745	3746	3820	3870	3873	3895	3896	3913	3914	3917	3918		
					3920	3921	3922	3923	3924	3925	3926	3927	3928	3929	3930	3931	3932	
					3933	3934	3935	3936	3937	3938	3939	3940	3941	3942	3943	3944		
					3946	3947	3948	3949	3950	3951	3952	3953	3954	3955	3956	3957	3958	
					3959	3960	3961	3962	3963	3964	3965	3966	3967	3968	3969	3970		
					3972	3973	3974	3975	3976	3977	3978	3979	3980	3981	3982	3983	3984	
					3985	3986	3987	3988	3989	3990	3991	3992	3993	3994	3995	3996		
					3998	3999	4000	4001	4002	4003	4004	4005	4006	4007	4008	4009		
					4011	4012	4013	4014	4015	4016	4017	4018	4019	4020	4021	4023	4024	
					4025	4045	4046	4053	4054	4057	4058	4059	4060	4061	4062	4063	4064	

ASMA Ver. 0.2.1		CLCL-	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				08 Mar	2022	13:54:	16 Pa	ge 53
SYMBOL	TYPE		LENGTH		REFER												
					4065	4066	4067	4068	4069	4070	4071	4072	4073	4074	4075	4076	4077
					4078 4091	4079 4092	4080 4093	4081 4094	4082 4095	4083 4096	4084 4097	4085 4098	4086 4099	4087 4100	4088 4101	4089 4102	4090 4103
					4104	4105	4106	4107	4108	4109	4110	4111	4112	4113	4114	4115	4116
					4117	4118	4119	4120	4121	4122	4123	4124	4125	4126	4127	4128	4129
					4130	4131	4132	4133	4134	4135	4136	4137	4138	4139	4140	4141	4142
					4143 4167	4144 4168	4145 4169	4146 4172	4147 4173	4148 4174	4149 4175	4150 4176	4151 4177	4152 4178	4154 4179	4155 4180	4166 4181
					4187	4183	4184	4172	4173	4174	4173	4178	4177	4178	4179	4193	4194
					4195	4196	4197	4198	4199	4200	4201	4202	4203	4204	4205	4206	4207
					4208	4209	4210	4211	4212	4213	4214	4215	4216	4217	4218	4219	4220
					4221	4222	4223	4224	4225	4226	4227	4228	4229	4230	4231	4232	4233
					4234 4247	4235 4248	4236 4249	4237 4250	4238 4251	4239 4252	4240 4253	4241 4254	4242 4255	4243 4256	4244 4257	4245 4258	4246 4259
					4260	4261	4262	4263	4264	4265	4266	4267	4268	4269	4270	4271	4272
					4273	4274	4275	4276	4277	4278	4279	4280	4281	4282	4283	4284	4285
					4286	4287	4288	4289	4290	4291	4292	4293	4294	4295	4296	4297	4298
					4299 4312	4300 4313	4301 4314	4302 4315	4303 4316	4304 4317	4305 4318	4306 4319	4307 4320	4308 4321	4309 4322	4310 4323	4311 4324
					4312	4326	4327	4328	4329	4330	4331	4313	4320	4334	4335	4336	4337
					4338	4339	4340	4341	4342	4343	4344	4345	4346	4347	4348	4349	4350
					4351	4352	4353	4354	4355	4356	4357	4358	4359	4360	4361	4362	4363
					4364	4365	4367	4368	4388	4406	4407	4408	4411	4412	4413	4414	4415
					4416 4429	4417 4430	4418 4431	4419 4432	4420 4433	4421 4434	4422 4435	4423 4436	4424 4437	4425 4438	4426 4439	4427 4440	4428 4441
					4442	4443	4444	4445	4446	4447	4448	4449	4450	4451	4452	4453	4454
					4455	4456	4457	4458	4459	4460	4461	4462	4463	4464	4465	4466	4467
					4468	4469	4470	4471	4472	4473	4474	4475	4476	4477	4478	4479	4480
					4481 4494	4482 4495	4483 4496	4484 4497	4485 4498	4486 4499	4487 4500	4488 4501	4489 4502	4490 4503	4491 4504	4492 4506	4493 4507
					4508	4528	4529	4548	4549	4550	4553	4554	4555	4556	4557	4558	4559
					4560	4561	4562	4563	4564	4565	4566	4567	4568	4569	4570	4571	4572
					4573	4574	4575		4577	4578	_	4580	4581	4582	4583	4584	4585
					4586 4599	4587 4600	4588 4601	4589 4602	4590 4603	4591 4604	4592 4605	4593 4606	4594 4607	4595 4608	4596 4609	4597 4610	4598 4611
					4612	4613	4614	4615	4616	4617	4618	4619	4620	4621	4622	4623	4624
					4625	4626	4627	4628	4629	4630	4631	4632	4633	4634	4635	4636	4637
					4638	4639	4640	4641	4642	4643	4644	4645	4646	4648	4649	4650	4667
					4668 4900	4672 4905	4679 4908	4680 4931	4681 4940	4693 4950	4694 4051	4722	4762	4776	4780	4784	4898
R11	U	0000000В	1	5799	3840	3841	3846	4406	4940 4407	4408	4951 4411	4412	4413	4414	4415	4416	4417
<u>-</u>			_		4418	4419	4420	4421	4422	4423	4424	4425	4426	4427	4428	4429	4430
					4431	4432	4433	4434	4435	4436	4437	4438	4439	4440	4441	4442	4443
					4444	4445	4446	4447	4448	4449	4450	4451	4452	4453	4454	4455	4456
					4457 4470	4458 4471	4459 4472	4460 4473	4461 4474	4462 4475	4463 4476	4464 4477	4465 4478	4466 4479	4467 4480	4468 4481	4469 4482
					4483	4484	4485	4486	4487	4488	4489	4490	4491	4492	4493	4494	4495
					4496	4497	4498	4499	4500	4501	4502	4503	4504	4506	4507	4508	4673
D12	11	0000000	4	F000	4689	4768	4770	4785	4900	4902	4950	2746	2021	2071	2072	2006	2012
R12	U	0000000C		L 5800	3679 3914	3688 3917	3698 3918	3709 3919	3718 3920	3727 3921	3737 3922	3746 3923	3821 3924	3871 3925	3873 3926	3896 3927	3913 3928
					3929	3930	3931	3932	3933	3934	3935	3936	3937	3938	3939	3940	3941

ASMA Ver. 0.2.1		CLCL-	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				08 Mar	2022	13:54:	16 Pa	ige	54
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					3942 3955 3968	3943 3956 3969	3944 3957 3970	3945 3958 3971	3946 3959 3972	3947 3960 3973	3948 3961 3974	3949 3962 3975	3950 3963 3976	3951 3964 3977	3952 3965 3978	3953 3966 3979	3954 3967 3980	
					3981 3994 4007	3982 3995 4008	3983 3996 4009	3984 3997 4010	3985 3998 4011	3986 3999 4012	3987 4000 4013	3988 4001 4014	3989 4002 4015	3990 4003 4016	3991 4004 4017	3992 4005 4018	3993 4006 4019	
					4020 4183 4209	4021 4185 4211	4023 4187 4213	4024 4189 4215	4025 4191 4217	4046 4193 4219	4167 4195 4221	4169 4197 4223	4173 4199 4225	4175 4201 4227	4177 4203 4229	4179 4205 4231	4181 4207 4233	
					4235 4261 4287	4237 4263 4289	4239 4265 4291	4241 4267 4293	4243 4269 4295	4245 4271 4297	4247 4273 4299	4249 4275 4301	4251 4277 4303	4253 4279 4305	4255 4281 4307	4257 4283 4309	4259 4285 4311	
					4313 4339 4365	4315 4341 4368	4317 4343 4530	4319 4345 4531	4321 4347 4548	4323 4349 4549	4325 4351 4550	4327 4353 4553	4329 4355 4554	4331 4357 4555	4333 4359 4556	4335 4361 4557	4337 4363 4558	
					4559 4572 4585	4560 4573 4586	4561 4574 4587	4562 4575 4588	4563 4576 4589	4564 4577 4590	4565 4578 4591	4566 4579 4592	4567 4580 4593	4568 4581 4594	4569 4582 4595	4570 4583 4596	4571 4584 4597	
					4598 4611 4624	4599 4612 4625	4600 4613 4626	4601 4614 4627	4602 4615 4628	4603 4616 4629	4604 4617 4630	4605 4618 4631	4606 4619 4632	4607 4620 4633	4608 4621 4634	4609 4622 4635	4610 4623 4636	
					4637 4668 4906	4638 4674 4942	4639 4679 4943	4640 4684 4944	4641 4686 4945	4642 4722	4643 4764	4644 4803	4645 4804	4646 4806	4648 4901	4649 4904	4650 4905	
R13	U	0000000D	1	L 5801	3678 4058 4071	3687 4059 4072	3697 4060 4073	3708 4061 4074	3717 4062 4075	3726 4063 4076	3736 4064 4077	3745 4065 4078	3895 4066 4079	4045 4067 4080	4053 4068 4081	4054 4069 4082	4057 4070 4083	
					4084 4097 4110	4085 4098 4111	4086 4099 4112	4087 4100 4113	4088 4101 4114	4089 4102 4115	4090 4103 4116	4091 4104 4117	4092 4105 4118	4093 4106 4119	4094 4107 4120	4095 4108 4121	4096 4109 4122	
					4123 4136 4149	4124 4137 4150	4125 4138 4151	4126 4139 4152	4127 4140 4154	4128 4141 4155		4130 4143 4168		4132 4145 4174	4133 4146 4176		4135 4148 4180	
					4182 4208 4234	4184 4210 4236	4186 4212 4238	4188 4214 4240	4190 4216 4242	4192 4218 4244	4194 4220 4246	4196 4222 4248	4198 4224 4250	4200 4226 4252	4202 4228 4254	4204 4230 4256	4206 4232 4258	
					4260 4286 4312	4262 4288 4314	4264 4290 4316	4266 4292 4318	4268 4294 4320	4270 4296 4322	4272 4298 4324	4274 4300 4326	4276 4302 4328	4278 4304 4330	4280 4306 4332	4282 4308 4334	4284 4310 4336	
					4338 4364 4901	4340 4367 4902	4342 4388 4906	4344 4389 4908	4346 4667 4931	4348 4683 4940	4350 4687 4949	4352 4693	4354 4768	4356 4772	4358 4803	4360 4807	4362 4898	
R14 R15	U	0000000E 0000000F		5802 5803	3545 3865 3682	3549 3868 3691	3550 3888 3701	3551 4031 3712	3552 4038 3721	3554 4374 3730	3555 4381 3740	3556 4514 3749	3557 4521 3762	3559 4656 3767	3650 4789 3772	3751 4924 3777	3799 3782	
-	-			2003	3787 4540 4923	3792 4655 4934	3797 4795 4947	3808 4796 4988	3811 4801 5020	3867 4859	3880 4860	3905 4868	4030 4884	4158 4887	4373 4888	4398 4909	4513 4922	
R2 R3	U U	00000002 00000003	1 1	5790 5791 5792	3533 3535	3538 4919	3539	3540	3542	3808	3810	3835	3845	3857	3867	3881		
R4 R5	U U	00000004 00000005	1		3584	3585	3586	3587	3588	3589	3596	3597	3603	3604	3610	3611	3617	


ASMA Ver. 0.2.1		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				08 Mar	2022	13:54:	16 Pa	ge	55
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					3618 3665 3729	3625 3666 3739	3626 3667 3748	3632 3668 3761	3633 3670 3766	3639 3671 3771	3640 3672 3776	3646 3673 3781	3647 3681 3786	3660 3690 3791	3661 3700 3796	3662 3711 3813	3663 3720 3814	
R6	U	00000006	1	5794	3860 4403 4798 3590	3861 4509 4869 3591	3879 4535 4881 3596	3900 4538 4886 3597	3903 4545 4900 3603	3910 4651 4932 3604	4026 4694 4940 3610	4050 4695 3611	4156 4696 3617	4163 4697 3618	4369 4698 3625	4393 4701 3626	4396 4702 3632	
					3633 3850 4396 4756	3639 3853 4405 4780	3640 3870 4509 4786	3646 3871 4537 4799	3647 3902 4538 4871	3660 3903 4547 4872	3661 3912 4651 4873	3665 4026 4676 4874	3666 4052 4681 4876	3670 4156 4686 4877	3671 4165 4696 4878	3823 4369 4753 4879	3827 4395 4754 4882	
R7	U	00000007	1	5795 5796	4901 3824 4800 3536	4941 3825 4869 4920	4942 3828 4871	4949 3829 4874	3839 4876	3844 4879	3850 4883	3857 4886	4677 4906	4685		4785		
R8 R9 REG2LOW REG2PATT	U U	00000009 000000DD AABBCCDD	1 1 1	5797 5196 5195	3534 5234 3835	3542 5239 5209	3543 5244 5214	5219	5224	5229	5234	5239	5244					
RPTSAVE RPTSPEED RSTNPSW RSTOPSW	F I F F	00001358 00001282 00000000 00000008	4 4 8 8	4862 4795 5517 5518	4795 4030	4859 4373	4513	4655										
SAVER1 SAVETRT SCANOUT SCANOUTL	F D X U	000004C4 000004C8 00000080 00000000	4 8 1	3876 3877 5555 5556	3807 3845 5556	3866												
SCHIB SCHIBL SCHMBA	4 U A	00000000 00000034 00000028	52 1 8	5732 5779 5777	5779	4997												
SCHMDA1 SCHMDA3 SCHPMCW SCHSCSW	X X X	00000030 00000028 00000000 000001C	4 12 28 12	5778 5776 5734 5775														
SCSW SCSW0CC SCSW1	4 U X	0000000 00000004 00000002 00000003		5437 5453 5457	5499 4848													
SCSW2 SCSWACP SCSWADA SCSWAHP	X U U	00000001 00000040 00000002	1 1 1 1	5466 5465 5468 5464	4040													
SCSWALKC SCSWARP SCSWASA SCSWASP	U U U	00000010 00000008 00000080 00000004	1 1 1 1	5451 5462 5467 5463														
SCSWASUS SCSWATTN SCSWBUSY	U U U	00000020 00000080 00000010	1 1 1	5469 5479 5482														
SCSWCCTL SCSWCCW SCSWCCWF SCSWCCWP	U A U U	00000004 00000004 00000080 00000040	1 4 1 1	5494 5476 5448 5449	4852													
SCSWCDAT	U	0000008	1	5493														

ASMA Ver. 0.2.1		CLCL-e	t-al (Test	CLCL,	MVCIN a	and TR	Γinst	ructions)		08 Mar	2022 13:54:16	Page	56
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES							
SCSWCE	U	0000008	1	5483									
SCSWCHNG	Ū	00000001	1										
SCSWCNT	H	A000000A	2		4853								
SCSWCS	X	00000009	1	5488	.000								
SCSWCTLS	X	00000001	1	5447									
SCSWCUE	Û	00000001	1										
SCSWDCC0	Ü	00000020	1	5443									
SCSWDCC1	Ü	00000000	1	5444									
SCSWDCC3	Ü	00000001	1	5445									
SCSWDCCM	Ü	00000003	1	5442									
SCSWDE	Ü	00000003	1	5484									
SCSWECWC	Ü	00000004	1	5454									
SCSWESWF	Ü	00000002	1	5441									
SCSWFC	Ü	00000004	1	5461									
SCSWFH	U	00000020	1	5460									
SCSWFLAG	X	00000000 00000070	1	5438									
SCSWFM	U		1	5458									
SCSWFS SCSWICTL	U	00000040	1	5459 5495									
	U	00000002	1										
SCSWIL	U	00000040	1	5490									
SCSWISIC	U	00000020	1	5450									
SCSWKEYM	U	000000F0	1	5439									
SCSWL	U	0000000C	1	5499									
SCSWPCI	U	00000080	1										
SCSWPNOP	U	00000001	1	5455									
SCSWPRGM	U	00000020	1	5491									
SCSWPROT	U	00000010	1	5492									
SCSWSAS	U	00000010	1	5470									
SCSWSINT	U	00000008	1	5471									
SCSWSM	U	00000040	1	5480									
SCSWSPEN	U	00000001	1	5474	4050								
SCSWSPRI	U	00000004	1	5472	4850								
SCSWSSEC	U	00000002	1										
SCSWSSIC	U	00000008	1	5452									
SCSWSUSC	U	00000008	1	5440									
SCSWUC	U	00000002	1	5485									
SCSWUS	X	00000008	1	5478	4849								
SCSWUX	U	00000001	1	5486									
SEGLOOP	Ι	00001162	4	4679	4689								
SEGTABLS	U	00003000	1	5087	5088	5333	4672	5090					
SARCHMD	X	000000A3	1	5587									
SSARS	F	00000120	4	5643									
SSCLKCMP	F	000000E0	8	5637									
SSCPUTIM	F	00000D8	8	5636									
SSCRS	F	000001C0	4	5646									
SFPRS	D	00000160	8	5644									
SSGRS	F	00000180	4	5645									
SSMODEL	F	0000010C	4	5641									
SSPREFIX	F	00000108	4	5640									
SSPSW	F	00000100	8	5639									
SSXSAA	Α	000000D4	4										
STFLDATA	F	000000C8	4	5608									

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
UBDWORD	I	000013B0	4		4801	4884												
UBDWSAV	D	000013D8	8		4898	4908												
UBTEST	Χ	000021FF	1	5331	3571	3595	3602	3609	3616	3624	3631	3638	3645	3677	3686	3696	3707	
					3716	3725	3735	3744	3843	3852	3856	3891	4041	4384	4524	4663	4700	
					4707	4715	4735	4741	4748	4761	4767	4775	4779	4783				
VCICODE	Н	0000008A	2	5567														
VCIID	F	00000088	4	5563														
VCIILC	Χ	00000089	1	5565														
VCIILCM	U	000000C	1															
VCNPSW	F	00000060	8															
VCOPSW	F	00000020	8		5529													
VPGMNEW	D	000011E0	8		4708	4731												
EST01	Ĭ	00000252	4		3549	7,31												
EST02	Ī	00000232	4		3550													
EST03	Ī	00000308 000003E2	4		3551													
EST04	Ī	000003E2	4		3552													
EST91	Ī	00000428 000004D0	4		3554													
EST92	I	000007B2	4		3555													
EST93	I	00000BE8	4		3556													
EST94	I	00000E8E	4		3557													
EST95	I	0000113E	4		3559	<b>5330</b>												
ESTADDR	U	000021FE	1	5081	5082	5328	2656		2005	2000	4040	4202	4500	4550				
ESTNUM	X	000021FE	1	5330	3568	3580	3656	3757	3805	3890	4040	4383	4523	4662				
ICKSAAA	P	000015C8	8		4806	4809												
ICKSBBB	Р	000015D0	8		4807	4811												
ICKSTOT	Р	000015D8	8		4809	4810	4811	4814										
IMEADDR	U	000021FD	1		5324													
IMEOPT	Χ	000021FD	1	5326	3565	3887	4037	4380	4520									
IMER	F	00000050	4	5546														
RT	I	000004BA	6	3873	3844													
RT1	Α	000018F8	4	5206														
RT2	Α	00001920	4	5211														
RT256	Α	00001998	4	5226														
RT4	Α	00001948	4															
RT8	Α	00001970	4															
RTBC	I	000004C0	4		3846													
RTBTH	Ā	0000190	4		23.0													
RTCTL	Δ	000013C0	4		3813													
RTDONE	T	00001010 000004A6	4		3863													
RTFAIL	Ť	000004A0	4			3858	3874											
RTMVC1	Ť	000004A2	6	3870	3825	5050	JU/ <del>4</del>											
RTMVC2	T T	000004AE	6		3829													
RTNEXT	Ŭ	00000464	1	5193	3860													
	٨		1		שטסכ													
RTOP1	V	000019E8	4		4520	E 206	E 2 1 1	E 216	E 2 2 1	E226								
RTOP10	X	00001A3C	4		4529	5206	271T	5216	2777	5226								
RTOP111	X	00001B3C	4		5231	5241												
RTOP1F0	X	00001C3C	4	5256	5236													
RTOP2	Α	00001A10	4															
RTOP20	X	00001D3C	1	5262		5207	5212	5217	5222	5227								
RTOP211	X	00001E3C	1	5264	5232	5242												
RTOP2F0	Χ	00001F3C	1	5266	5237													
RTTEST	4	0000000	40	5178	3814													

CVMDC	T\/D.5	\/A	LENGTH	DE	DEEE55	ICEC					
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	ICES					
ST4L00P	U	00000436	1	3816	3862						
TDES	F	00000054	4	5547							
40	F	00000010	8	5519							
A1	F	0000004C	4	5544							
A2	F	000000A4	4	5589							
A3	F	000000B4	4	5598							
Α4	X	000000B8	1	5599							
A5	X	000000CC	8	5609							
A6	X	000000EC	8	5615							
A7	F	00000118	8	5626							
A8	X	00000180	32	5655							
PSW0008	3	000012F8	8	4833	4832						
BRKADDR	A	00000110	8	5625							
EMONCNT	F	0000010C	4	5624							
EMONCTR	A	00000100	8	5622							
EMONSIZ	F	00000108	4	5623							
EXTNPSW	X	000001B0	16	5658							
EXTOPSW	X	00000130	16	5650							
IONPSW	X	000001F0	16	5662							
IOOPSW	X	00000170	16	5654							
MCKNPSW	X	000001E0	16	5661							
MCKOPSW	X	00000160	16	5653							
MKFAILA	F	000000F8	8	5617							
MONCODE	F	000000B0	8	5592							
PGMNPSW	X	000001D0	16	5660							
PGMOPSW	X	00000150	16	5652							
PGMTRX	F	000000A8	8	5591							
RSTNPSW	X	000001A0	16	5657							
RSTOPSW	X	00000120	16	5649							
SASDISP	U	000011C0	1	5663							
SVCNPSW	X	000001C0	16	5659							
SVCOPSW	X	00000140	16	5651	4520						
A(00+(5*K64))	A	0000155C	4	5062	4528						
A(MB+(5*K64))	A	00001560	4	5063	4530						
A(PAGE)	A	0000156C	4	5066	4677	1701					
A(PAGETABS)	A	00001568	4	5065	4674	+/0T					
A(PFINSADR) A(PFPGBYTS)	A	00001574	4	5068	4736						
,	A	00001570	4	5067	4695						
A(REG2PATT)	A	00001554	4	5060 5064	3835 4672						
A(SEGTABLS)	A	00001564	4	5064 5070	4672 4029						
CL5'CLC' CL5'CLCL'	C	0000157C	5	5070	4029						
CL5 CLCL CL5'MVCIN'	C	00001581	5	5071	4372 4512						
CL5 MVCIN	C	00001586	5	5072	4512 4654						
F'0'		0000158B	5								
F'1'	Г Е	00001558 00001578	<u>:</u>	5061 5069	3861 4904						
P'4294967296'	F P	00001578	4 6	5059	4904 4810						

			٠.	LCL CC a	1 (1630	. CLCL,	MVCIN	and in	instructions)	08 Mar 202	2 13.34.10	rage	59
MACRO	DEFN	REFEREN	ICES										
NTR	104												
PROB	236												
RCHIND	396	3426											
RCHLVL	537	3425											
SAIPL	663	3505											
SALOAD	743	3488											
SAREA	798	5509											
SAZAREA	983												
PUWAIT	1066	4829											
SECTS	1392	5341	5373	5420	5435	5506							
WAIT	1595	4958	4963	4968	4973								
WAITEND	1652	4957											
NADEV	1660	4994											
SA390	1760												
OCB	1771	5027											
OCBDS	1947	5342											
OFMT	1981	5374	5421	5436	5668	5686	5694	5731					
OINIT	2319	4982											
OTRFR	2360												
RB	2408	5046											
OINTER	2597												
SWFMT	2625												
AWAIT	2759												
AWIO	2855	4816											
IGCPU	3013												
MMGR	3071												
MMGRB	3171												
RAP128	3220												
RAP64	3197	3490	3493										
RAPS	3233												
ARCH	3307												
EROH	3319												
EROL	3347												
EROLH	3375												
EROLL	3398												



ΔςΜΛ	Ver. 0.2.1		( ( -+-	al (Toc+	- CICI N	MV/CTN and	d TRT in	struction	15)		۵R	Mar 2	022 1°	3:54:16	Рабе	61
ST				a_ (103)		FILE NAMI		50, 000101	,		50	riai Z	<i></i> 1.	J.J.T.10	1 450	01
1 2	c:\Users\Fi C:\Users\Fi	sh\Document sh\Document	s\Visual s\Visual	Studio 2 Studio 2				\ASMA-0\0 Git\_Haro	CLCL-et-al\ old\SATK-0\	CLCL-et-al. srcasm\satk	asm					
					•		-	· <del>_</del>								
** NO	ERRORS FOUNI	D **														