```
ASMA Ver. 0.2.1 bim-001-add-sub.asm: Test Basic Integer Math Add & Subtract
                                                                                           17 Aug 2022 11:43:38 Page
 LOC
           OBJECT CODE
                            ADDR1
                                     ADDR2
                                             STMT
                                                3 *
                                                4 *Testcase bim-001-add-sub
                                                5 * Test case capability includes condition codes and fixed point
                                                    overflow interruptions.
                                                7 *
                                                8 *
                                                9 *
                                               10 *
                                                                           IMPORTANT!
                                               11 *
                                               12 *
                                               13 *
                                                          This test uses the Hercules Diagnose X'008' interface
                                               14 *
                                                          to display messages and thus your .tst runtest script
                                               15 *
                                                          MUST contain a "DIAG8CMD ENABLE" statement within it!
                                               16 *
                                               17 *
                                               20 *************************
                                               21 *
                                               22 *
                                                                         bim-001-add-sub.asm
                                               23 *
                                               24 * Copyright 2018 by Stephen R Orso.
                                               26 * Distributed under the Boost Software License, Version 1.0. See
                                               27 * accompanying file BOOST LICENSE 1 0.txt or a copy at:
                                               28 *
                                               29 *
                                                        http://www.boost.org/LICENSE 1 0.txt)
                                               30 *
                                               31 * Adapted from the original bim-001-add by Peter J. Jansen.
                                               35 ***********************************
                                               36 *
                                               37 * Tests the following ADD and SUB instructions, except those marked (*)
                                               38 * as these are not (yet) implemented.
                                                     ADD REGISTER RR AR 32-bit sum, augend, addend
                                                              (*) RRF-a ARK 32-bit sum, augend, addend, 3 operand
                                               40 *
                                               41 *
                                                                 RRE AGR 64-bit sum, augend, addend
                                               42 *
                                                              (*) RRF-a ARGK 64-bit sum, augend, addend, 3 operand
                                                              (*) RRE AGFR 64-bit augend, sum, 32-bit addend
                                               43 *
                                                              (*) RX-a A
                                               44 *
                                                                           32-bit sum, augend, addend
                                                     ADD
                                                              (ˈ*ĺ) RXY-a AY
                                               45 *
                                                                           32-bit sum, augend, addend
                                               46 *
                                                              (ˈ*ĺ) RXY-a AG
                                                                           64-bit sum, augend, addend
                                               47 *
                                                              (*) RXY-a AGF 64-bit augend, sum, 32-bit addend
                                               48 *
                                                     SUB REGISTER RR
                                                                     SR
                                                                           32-bit sum, minuend, subtrahend
                                               49 *
                                                              (*) RRF-a SRK 32-bit sum, minuend, subtrahend, 3 operand
                                               50 *
                                                                 RRE SGR 64-bit sum, minuend, subtrahend
                                               51 *
                                                              (*) RRF-a SRGK 64-bit sum, minuend, subtrahend, 3 operand
                                                              (*) RRE SGFR 64-bit minuend, sum, 32-bit subtrahend
                                               52 *
                                               53 *
                                                              (*) RX-a S
                                                     SUB
                                                                           32-bit sum, minuend, subtrahend
                                                              (*) RXY-a SY
                                               54 *
                                                                           32-bit sum, minuend, subtrahend
                                                              (*) RXY-a SG
                                               55 *
                                                                           64-bit sum, minuend, subtrahend
```

	0.2.1 bim-001-ad				acii Add & Subtract	17	Aug 2022 11:43:38 Pag	ge 2
.OC	OBJECT CODE	ADDR1	ADDR2	STMT				
				56 * 57 *	(*) RXY-a SGF 6	64-bit minuend, sum,	32-bit subtrahend	
				58 * I 59 * 60 *	nstructions are test again Principles of Operation, and p. 7-387	nst the definition i SA22-7832-11 (Septe	n the z/Architecture mber, 2017), p. 7-27	

MA ver.	0.2.1 bim-001-add	-sub.asm: i	est basic	Tilleger Math A	uu a S	ubti act	17 Aug 2022 11:43:38 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				94 *			
		00000000	00013BEF	95 BIMADSUB			
		00000000	00000001	96 STRTLABL		*	
		00000000	00000001	97 R0	EQU	0	Work register for cc extraction
				98 * 99 *			also augend / minuend and result
				100 *			register for two-operand add andsubtract
		00000001	00000001	101 R1	EQU	1	addend / subtrahend register for
		0000001	0000001	102 *	- 40	-	RR two-operand variants.
		00000002	00000001	103 R2	EQU	2	Count of test augends / minuends
				104 *	ū		remaining
		00000003	00000001	105 R3	EQU	3	Pointer to next test augend /
				106 *			minuend
		00000004	00000001	107 R4	EQU	4	Count of test addends /
		0000000	0000001	108 *	FOLL	F	subtrahends remaining
		00000005	00000001	109 R5 110 *	EQU	5	Pointer to next test addend / subtrahend
		00000006	00000001	110 T	EQU	6	Size of each augend / minuend and
		0000000	0000001	112 *	LQU	9	addend / subtrahend
		00000007	00000001	113 R7	EQU	7	Pointer to next result value(s)
		00000008	00000001	114 R8	EQU	8	Pointer to next cc/fixed point ovfl
		00000009	00000001	115 R9	EQU	9	Top of inner loop address in tests
		A000000A	00000001	116 R10	EQU	10	Pointer to test address list
		0000000B	00000001	117 R11	EQU	11	**Reserved for z/CMS test rig
		000000C	00000001	118 R12	EQU	12	Top of outer loop address in tests
		0000000D 0000000E	00000001 00000001	119 R13	EQU EQU	13 14	Return address to mainline
		0000000E	00000001	120 R14 121 R15	EQU	15	<pre>**Return address for z/CMS test rig **Base register on z/CMS or Hyperion</pre>
		00000001	0000001	122 123	LQU	13	Base register on 2/cms of hyperion
				123 *			
900000		00000000		124		*,R15	
000000		00013840		125	USING	HELPERS,R12	
				126 *	ic acc	umad ta wanke an nas	al iron (R15=0 after sysclear) and in
							is to start of load module).
				129 *	2/ (113	cese rig (kis point	.s to start or road module).
					ive z/	Arch low core layout	
				131 *	·	•	
0000000		00000000	0000008C	132	ORG	STRTLABL+X'8C'	Program check interrution code
900008C	00000000			133 PCINTCD	DS	F	
		00000175	0000000	134 *	F.011	CTRTLARL VICTOR	/A B
		00000150	00000001	135 PCOLDPSW	FQU	STRTLABL+X'150'	z/Arch Program check old PSW
000000		0000000	00000110	136 *	OBC	CTDTI ADI IV'1AA'	7/Anch Postant DSW
000090 0001A0	00000001 80000000	00000090	000001A0	137 138	ORG DC	STRTLABL+X'1A0' X'0000000180000000'	z/Arch Restart PSW
OUUTAU	00000001 80000000			139 *	שכ	V 2000000100000000	, , , , , , , , , , , , , , , , , , , ,
00001B0		000001B0	000001D0	140	ORG	STRTLABL+X'1D0'	z/Arch Program check NEW PSW
	00000000 00000000	 		141	DC	X'00000000000000000'	, , , , , , , , , , , , , , , , , , ,

ASMA Ve	r. 0.2.1 bim-001-add-	-sub.asm: T	est Basic	Integer Math A	dd & S	ubtract	17 Aug 2022 11:43:38 Page	5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
					struct	ion following th	ata Exception, continue execution at e program check. Otherwise, hard wait.	
000001E 0000020 0000020 0000020 0000020	0 0 9508 F08F 4 A774 0004	000001E0	00000200 0000008F 0000020C 00000150	148 149 PROGCHK 150 151 152	ORG DS CLI JNE LPSWE	STRTLABL+X'200' 0H PCINTCD+3,X'08' PCNOTDTA PCOLDPSW	Program check occured Fixed Point Overflow?no, fail the testyes, resume program execution	
0000020 0000021 0000021 0000021	0 58C0 F27C 4 4DD0 C000		0000023C 0000027C 00013840 0000023C	154 PCNOTDTA 155 156 157	STM L BAS LM	R0,R15,SAVEREGS R12,AHELPERS R13,PGMCK R0,R15,SAVEREGS	Get address of helper subroutines Report this unexpected program check	
0000021 0000021 0000022 0000022	E 077E 0 B2B2 F228		00000228	159 160 161 162 PROGPSW	LTR BNZR LPSWE DC	R14 PROGPSW	Return address provided? Yes, return to z/CMS test rig. Not data exception, enter disabled wait 000000000',XL6'00',X'DEAD' Abnormal end	
0000023 0000023 0000027	C 00000000 00000000		000002C0	163 FAIL 164 SAVEREGS 165 AHELPERS	LPSWE DC	FAILPŚW 16F'0'	Not data exception, enter disabled wait Registers save area Address of helper subroutines	

_	
_	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				207 *	:				
						values	narameter li	st, six fullwords:	
				209 >				/ minuends (and addends / subtrahends)	
				210			ess of augend		
				210				s / subtrahends	
				212				sums / differences	
				213				condition code and interruption code	
				214		S) Auui	ess to prace (minuends, addends / subtrahends	
				215	:		id sums / diffe		
				216		aii	iu SuiiiS / Ullii	erences	
00002D0					RTABL	DC	0F	Inputs for 22 hit/22 hit tosts	
00002D0	00000006			217 7	IN I ADL	DS DC	A(VALCT/4)	Inputs for 32-bit/32-bit tests	
00002D0 00002D4	000005B0			218		DC	A(A32VALS)	Address of augends	
00002D4 00002D8	000005B0			219		DC	A(A32VALS) A(A32VALS)	Address of augends Address of addends	
00002D8 00002DC				220				Address to store sums	
00002DC 00002E0				221		DC	A(ARSUM)		
00002E0 00002E4						DC	A(ARFLG)	Address to store cc, int code	
0000ZE4	00000004			223 224 *		DC	A(4)	4 byte augends, addends and sums	
0000259						DC	ΩE	Inputs for 64 hit/64 hit tasts	
00002E8	00000006				GRTABL	DS	0F	Inputs for 64-bit/64-bit tests	
00002E8 00002EC				226 227		DC	A(VALCT64/8)	Addnoss of augonds	
						DC	A(A64VALS)	Address of augends	
00002F0	000005C8			228		DC	A(A64VALS)	Address of addends	
00002F4				229		DC	A(AGRSUM)	Address to store sums	
00002F8 00002FC				230 231		DC DC	A(AGRFLG)	Address to store cc, int code	
00002FC	00000008			232 *	:	DC	A(8)	8 byte augends, addends and sums	
0000300					RTABL	DS	0F	Inputs for 22 hit/22 hit tosts	
0000300	00000006			233	NIADL	DC	A(VALCT/4)	Inputs for 32-bit/32-bit tests	
0000304	00000000 000005B0			234		DC	A(VALCT/4) A(A32VALS)	Address of minuends	
0000304	000005B0			236		DC	A(A32VALS)	Address of subtrahends	
000030C				236		DC	A(SRSUM)	Address to store differences	
000030C				237		DC	A(SRFLG)	Address to store cc, int code	
0000310	000000004			238		DC		4 byte minuends, subtrahends and	
0000514	0000004			239	:	DC	A(4)	differences	
				240				ullierences	
0000318					GRTABL	DS	0F	Inputs for 64-bit/64-bit tests	
0000318	00000006			242 3	OKTADL	DC	A(VALCT64/8)	inputs for 04-01t/04-01t tests	
0000318 000031C				243		DC	A(A64VALS)	Address of minuends	
0000310				244		DC	A(A64VALS)	Address of addends	
0000324				245		DC	A(SGRSUM)	Address to store differences	
	00001C00 00002C00			247		DC	A(SGRFLG)	Address to store cc, int code	
				247		DC	A(8)	8 byte minuends, subtrahends and	
aaaaaaac	0000000					DC	7(0)		
000032C				249 *				differences	

ASMA Ver.	0.2.1	bim-	001-add-s	ub.asm:	Test Basic	Integer	Math	Add & Sı	ubtract	17 Aug 2022 11:43:38 Page	8
LOC	ОВЈ	ECT C	ODE	ADDR1	ADDR2	STMT					
						252 *				2-bit addend, 32-augend, 32-bit sum.	
						254 * 255 *	Resul	t repla	ces augend in	operand 1.	
						256 *	****	*****	* * * * * * * * * * * * * * * *	*************	
00000330	B222 0				00000510		RTEST	IPM	RØ	Get cc, program mask	
00000334 00000338					000005A8 000005AC	259 260		ST ST	R0,ARCCPM R0,ARCCPMOV	Save for later disable of ints Save for overflow enablement	
0000033C					000005AC	261		0I	ARCCPMOV, X'08		
00000340	9823 A	.000			00000000	262		LM	R2,R3,0(R10)	Get count and addresses of augends	
00000344					0000000C	263		LM		Get address of result area and flag area.	
00000348		014			00000014	264		L	R6,20(,R10)		
0000034C 0000034E						265 266		LTR BZR	R2,R2 R13	Any test cases? No, return to caller	
00000346						267			R12,0	Set top of loop	
00000330	ODCO					268 *		DAJK	N12,0	3ct top 01 100p	
						269 *	Top o	f outer	loop. Proces	s next augend	
						270 *	·				
00000352					00000000	271		L	R4,0(,R10)	Get count of addends	
00000356		.008			00000008	272		L	R5,8(,R10)	Get address of addend table	
0000035A	9090					273 274 *		BASR	R9,0	Set top of loop	
0000035C	5800 3	aaa			00000000	275		1	R0,0(,R3)	Initialize augend	
00000360	5810 5				00000000	276		Ĺ	R1,0(,R5)	Initialize addend	
						277		ĀR	R0,R1	Replace augend with sum	
00000366					00000000	278		ST	R0,0(,R7)	Store sum	
0000036A						279		IPM	RØ	Retrieve condition code	
0000036E					0000001C	280		SRL	R0,28	Move CC to low-order r0	
00000372 00000376					00000000	281		STC	R0,0(,R8)	Store condition code	
00000376 0000037A					00000000 00000004	282 283		LA LA	R7,0(R6,R7) R8,4(,R8)	Point to next sum slot Point to next cc-int code slot	
0000037A	4100 0	004			0000004	284 *		LA	(۱۸۵,4 ۲۰۰۸)	FOINT TO NEXT CC-INC COde SIOT	
								t the in	nstruction wit	h Fixed Point Overflow interruptions	
						286 * 287 *	enab1				
0000037E	5800 F	5AC			000005AC	288		L	RØ,ARCCPMOV		
00000382	0400	00C F	000	0000000	0000000	289		SPM	RO DOTATO	Enable Fixed Point Overflow inter.	
00000384	D703 F	OOL F	00C	00000080	0000008C	290 291 *		XC	PCINTCD, PCINT	CD Zero out PC interruption code	
0000038A	5800 3	000			00000000	292		L	R0,0(,R3)	Initialize augend	
0000038E	5810 5				00000000	293		Ĺ	R1,0(,R5)	Initialize addend	
00000392	1A01					294		AR	R0,R1	Replace augend with sum	
00000394	5000 7				00000000	295		ST	R0,0(,R7)	Store sum	
	D202 8		08D	00000001	0000008D	296		MVC		CD+1 Save interruption code	
0000039E	B222 0				00000016	297		IPM	R0	Retrieve condition code	
	8800 0 4200 8				0000001C 00000000	298 299		SRL STC	R0,28 R0,0(,R8)	Move CC to low-order r0 Store condition code	
OHCOOODAG	4200 0	000			0000000	300 *		310	(ON () O (ON)	Store condition code	
000003AA 000003AE	5800 F 0400	5A8			000005A8	301 302		L SPM	R0,ARCCPM R0	Get cc/program mask for no o'flow ints Disable Fixed Point Overflow inter.	
					00000000	303 * 304		LA	R5,0(R6,R5)	Point to next addend	
000003B4	4176 7	000			00000000	305		LA	R7,0(R6,R7)	Point to next sum slot	

ASMA Ver.	0.2.1 bim-001-a	dd-sub.asm: Test Ba	sic Intege	er Math Ado	d & Sı	ubtract	17 Aug 2022 11:43:38 Page
LOC	OBJECT CODE	ADDR1 ADDR	2 STMT				
000003B8 000003BC	4180 8004 0649	00000	004 306 307 308	I	LA BCTR	R8,4(,R8) R4,R9	Point to next cc-int code slot Loop through addends
				* End of a	addend	ds. Process	next augend
000003BE 000003C2	4136 3000 062C	00000	000 311 312 313	I	LA BCTR	R3,0(R6,R3) R2,R12	Point to next augend Loop through augends
000003C4	07FD		314 315	*	BR	R13	All converted; return.
			316 317		*****	*****	***********
			318 319	* ADD REG: * Result		(AGR, RRE) - ces augend in	64-bit addend, 64-augend, 64-bit sum. operand 1.
			320 321	*******	*****	******	************
000003C6	B222 0000		323	AGRTEST :	IPM	RØ	Get cc, program mask
000003CA	5000 F5A8	00000			ST	RØ,ARCCPM	Save for later disable of ints
000003CE 000003D2	5000 F5AC 9608 F5AC	00000 00000			ST DI	RO, ARCCPMOV	Save for overflow enablement 8' Enable fixed point overflow ints
000003D2		00000			LM		Get count and addresses of augends
000003DA		00000			LM) Get address of result area and flag area.
000003DE		00000			L	R6,20(,R10)	
000003E2 000003E4	1222 078D		330 331		LTR BZR	R2,R2 R13	Any test cases?No, return to caller
000003E4	0DC0		332 333	I		R12,0	Set top of loop
			334 335		outer	loop. Proce	ess next augend
000003E8	5840 A000	00000			L	R4,0(,R10)	Get count of addends
000003EC 000003F0		00000	008 337 338 339		L BASR	R5,8(,R10)	Get address of addend table Set top of loop
000003F2	E300 3000 0004	00000			LG	R0,0(,R3)	Initialize augend
000003F8	E310 5000 0004	00000			LG AGB	R1,0(,R5)	Initialize addend
000003FE 00000402	B908 0001 E300 7000 0024	00000	342 000 343		AGR STG	R0,R1 R0,0(,R7)	Replace augend with sum Store sum
00000408	B222 0000	33300	344		IPM	RØ	Retrieve condition code
0000040C	8800 001C	00000	01C 345	9	SRL	R0,28	Move CC to low-order r0
00000410	4200 8000	00000			STC	R0,0(,R8)	Store condition code
	4176 7000 4180 8004	00000 00000			LA LA	R7,0(R6,R7) R8,4(,R8)	Point to next sum slot Point to next cc-int code slot
00000110	.100 0001	00000	349 350	* * Repeat	the in		th Fixed Point Overflow interruptions
				* enabled			
0000041C	5800 F5AC	00000	352 5AC 353		L	RØ,ARCCPMOV	Get cc/program mask for overflow ints
00000410	0400	00000	354		SPM	RØ	Enable Fixed Point Overflow inter.
00000422		0000008C 00000		2	XC	PCINTCD, PCIN	
00000428	E300 3000 0004	00000			LG	R0,0(,R3)	Initialize augend
0000042E	E310 5000 0004	00000	000 358	I	LG	R1,0(,R5)	Initialize addend
00000434 00000438	B908 0001 E300 7000 0024	00006	359 000 360		AGR STG	R0,R1 R0,0(,R7)	Replace augend with sum Store sum
30000 +30	_555 ,555 5527	00000	500			, . () /	

415 *

R5,8(,R10)

R9,0

L

BASR

Get address of subtrahend table

Set top of loop

5850 A008

0D90

00000528

0000052C

80000008

469

7.5117	0.2.1	. 001 444	345.43	ese busie	THE CBC	114 611 710	, u u j	abel ace	17 7/46 2022 11.13.30 1460 12
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					471 *				
0000052E	E300 3000	0004		00000000	472		LG	R0,0(,R3)	Initialize minuend
00000534	E310 5000			00000000	473		LG	R1,0(,R5)	Initialize subtrahend
0000053A	B909 0001				474		SGR	R0,R1	Replace minuend with difference
0000053E	E300 7000	0024		00000000	475		STG	R0,0(,R7)	Store difference
00000544	B222 0000				476		IPM	RØ	Retrieve condition code
	8800 001C			0000001C	477		SRL	R0,28	Move CC to low-order r0
	4200 8000			00000000	478		STC	R0,0(,R8)	Store condition code
	4176 7000 4180 8004			00000000 00000004	479 480		LA	R7,0(R6,R7)	
00000554	4100 0004			00000004	481 *		LA	R8,4(,R8)	Point to next cc-int code slot
					482 *		the i	nstruction wit	th Fixed Point Overflow interruptions
					483 *	enabled			'
					484 *				
00000558	5800 F5AC			000005AC	485		L	R0,ARCCPMOV	
0000055C	0400				486		SPM	RO	Enable Fixed Point Overflow inter.
0000055E	D703 F08C	F08C	0000008C	0000008C	487		XC	PCINTCD, PCINT	CD Zero out PC interruption code
00000564	E300 3000	0001		00000000	488 * 489		LG	R0,0(,R3)	Initialize minuend
	E310 5000			0000000	490		LG	R1,0(,R5)	Initialize mindend Initialize subtrahend
00000570	B909 0001	0004		0000000	491		SGR	R0,R1	Replace minuend with difference
	E300 7000	0024		00000000	492		STG	R0,0(,R7)	Store difference
	D202 8001	F08D	00000001	0000008D	493		MVC	1(3,R8),PCINT	CD+1 Save interruption code
00000580	B222 0000				494		IPM	RØ	Retrieve condition code
	8800 001C			0000001C	495		SRL	R0,28	Move CC to low-order r0
00000588	4200 8000			00000000	496 497 *		STC	R0,0(,R8)	Store condition code
0000058C	5800 F5A8			000005A8	497		L	R0,ARCCPM	Get cc/program mask for no o'flow ints
00000590	0400 T JAB			00000JA8	499		SPM	RO RO	Disable Fixed Point Overflow inter.
00000330	0.100				500 *		3111	11.0	DISUBLE FIXED FORM OVER FISH THEEF.
00000592	4156 5000			00000000	501		LA	R5,0(R6,R5)	Point to next subtrahend
	4176 7000			00000000	502		LA	R7,0(R6,R7)	Point to next difference slot
0000059A	4180 8004			00000004	503		LA	R8,4(,R8)	Point to next cc-int code slot
0000059E	0649				504		BCTR	R4,R9	Loop through subtrahends
					505 *		c.,, b.+	ahanda Dassa	ass novt minuond
					506 * 507 *		Subtr	anenus. Proce	ess next minuend
000005A0	4136 3000			00000000	508		LA	R3,0(R6,R3)	Point to next minuend
000005A4					509		BCTR	R2, R12	Loop through minuends
					510 *				
000005A6	07FD				511		BR	R13	All converted; return.
00000510	0000000				512 *		DC	F'0'	Savoanoa fon co/nnognam mack
000005A8 000005AC	00000000					RCCPM RCCPMOV	DC	F'0'	Savearea for cc/program mask cc/program mask with interupts enabled
OOOOOJAC	0000000				714 A	NCCF PIOV	DC	1 0	cc/program mask with interupts enabled

```
ASMA Ver. 0.2.1 bim-001-add-sub.asm: Test Basic Integer Math Add & Subtract 17 Aug 2022 11:43:38 Page
 LOC
           OBJECT CODE
                          ADDR1
                                   ADDR2
                                           STMT
                                            EXPECTED results
                                            578 *
                                            579
                                                       ORG STRTLABL+X'10000' (FAR past end of actual results)
000005F8
                          000005F8 00010000
                                            580 *
                          00010000 00000001
                                            581 ARSUM GOOD EOU *
00010000 D47EF7C6 4B4BC6C6
                                            582 DC CL64'M=7F..FF+ M=7F..FF, M=7F..FF+ 1=00..01'
00010040
       FFFFFFFE FFFFFFE
                                            583 DC XL16'FFFFFFFFFFFFFFE8000000080000000'
00010050 D47EF7C6 4B4BC6C6
                                            584 DC CL64'M=7F..FF+ 0=00..00, M=7F..FF+ -1=FF..FF'
00010090 7FFFFFF 7FFFFFF
                                            586 DC CL64'M=7F..FF+-M =80..01, M=7F..FF+-M-1=80..00'
000100A0
        D47EF7C6 4B4BC6C6
000100E0 00000000 00000000
                                            587 DC XL16'0000000000000000FFFFFFFFFFFFFFF
                                            588 DC CL64'1=00..01+ M=7F..FF, 1=00..01+
000100F0 F17EF0F0 4B4BF0F1
00010130 80000000 80000000
                                589 DC XL16'80000000800000000000000200000002'
590 DC CL64'1=00..01+ 0=00..00, 1=00..01+
591 DC XL16'0000001000000010000000000000000
                                            589 DC XL16'80000000800000000000000200000002'
                                            590 DC CL64'1=00..01+ 0=00..00, 1=00..01+ -1=FF..FF'
00010140 F17EF0F0 4B4BF0F1
00010180 00000001 00000001
                              592 DC CL64'1=00..01+-M =80..01, 1=00..01+-M
593 DC XL16'80000002800000028000000180000001'
594 DC CL64'0=00..00+ M=7F..FF, 0=00..00+
00010190 F17EF0F0 4B4BF0F1
                                           592 DC CL64'1=00..01+-M =80..01, 1=00..01+-M-1=80..00'
000101D0 80000002 80000002
                             000101E0 F07EF0F0 4B4BF0F0
00010220 7FFFFFF 7FFFFFF
00010230 F07EF0F0 4B4BF0F0
                                                                            0=00..00+ -1=FF..FF'
00010270
        0000000 00000000
00010280 F07EF0F0 4B4BF0F0
                                           598 DC CL64'0=00..00+-M =80..01, 0=00..00+-M-1=80..00'
000102C0 80000001 80000001
                                           600 DC CL64'-1=FF..FF+ M=7F..FF, -1=FF..FF+
000102D0 60F17EC6 C64B4BC6
00010310 7FFFFFE 7FFFFFE
                                            00010320 60F17EC6 C64B4BC6
                                           602 DC CL64'-1=FF..FF+ 0=00..00, -1=FF..FF+ -1=FF..FF'
00010360 FFFFFFF FFFFFFF
                                           60F17EC6 C64B4BC6
                                           604 DC CL64'-1=FF..FF+-M =80..01, -1=FF..FF+-M-1=80..00'
00010370
                                           605 DC XL16'8000000080000007FFFFFFFFFFFFFF
000103B0
        8000000 8000000
000103C0
        60D44040 7EF8F04B
                                     606 DC CL64'-M =80..01+ M=7F..FF,-M =80..01+ 1=00..01'
                               00010400 00000000 00000000
        60D44040 7EF8F04B
00010410
00010450
        80000001 80000001
        60D44040 7EF8F04B
00010460
000104A0
        00000002 00000002
000104B0
        60D460F1 7EF8F04B
                                           612 DC CL64'-M-1=80..00+ M=7F..FF,-M-1=80..00+ +1=00..01'
000104F0
        FFFFFFFF FFFFFFF
                                            613 DC XL16'FFFFFFFFFFFFFFF800000180000001'
                                            614 DC CL64'-M-1=80..00+ 0=00..00,-M-1=80..00+ -1=FF..FF'
00010500
        60D460F1 7EF8F04B
        8000000 8000000
                                            615 DC XL16'8000000080000007FFFFFFFFFFFFFF
00010540
00010550
        60D460F1 7EF8F04B
                                            616 DC CL64'-M-1=80..00+-M =80..01,-M-1=80..00+-M-1=80..00'
00010590 00000001 00000001
                                            00000012 00000001 618 ARSUM NUM EQU (*-ARSUM GOOD)/80
                                            619 *
                                            620 *
                          000105A0 00000001
                                            621 ARFLG_GOOD EQU *
                                            622 DC \overline{CL}64'cc/fpo M=EF..FF+ M=7F..FF,
                                                                                     M=EF..FF+ 1=00..01'
000105A0 83836186 97964040
                                            623 DC XL16'03000000030200080300000003020008'
000105E0
        03000000 03020008
000105F0 83836186 97964040
                                           624 DC CL64'cc/fpo M=EF..FF+ 0=00..00,
                                                                                     M=EF..FF+ -1=FF..FF'
                                            625 DC XL16'0200000002000000200000002000000'
00010630
        02000000 02000000
00010640
        83836186 97964040
                                           626 DC CL64'cc/fpo
                                                              M = EF...FF + -M = 80...01,
                                                                                     M=EF..FF+-M-1=80..00'
                                           627 DC XL16'000000000000000010000001000000'
00010680
        0000000 00000000
00010690 83836186 97964040
                                           628 DC CL64'cc/fpo 1=00..01+ M=7F..FF, 1=00..01+ 1=00..01'
000106D0 03000000 03020008
                                           629 DC XL16'03000000030200080200000002000000'
000106E0 83836186 97964040
                                           630 DC CL64'cc/fpo 1=00..01+ 0=00..00, 1=00..01+ -1=FF..FF'
```

ASMA Ver.	0.2.1 bim-001-add-	sub.asm: T	est Basic	Integer Math Add & Subtract	17 Aug 2022 11:43:38	Page 17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00010F40	7FFFFFF FFFFFFF			687 DC XL16'7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF		
00010F50	F07EF0F0 4B4BF0F0			688 DC CL64'0=0000+ 1=0001'		
00010F90	00000000 00000001			689 DC XL16'0000000000000100000000000000001'		
00010FA0	F07EF0F0 4B4BF0F0			690 DC CL64'0=0000+ 0=0000'		
00010FE0	00000000 00000000			691 DC XL16'000000000000000000000000000000000000		
00010FF0	F07EF0F0 4B4BF0F0 FFFFFFFFFFFFFFFFFFFFFFFFFF			692 DC CL64'0=0000+ -1=FFFF'		
00011030 00011040	F07EF0F0 4B4BF0F0			693 DC XL16'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF		
00011040	80000000 00000001			695 DC XL16'80000000000001800000000000001'		
00011000	F07EF0F0 4B4BF0F0			696 DC CL64'0=0000+-M-1=8000'		
000110D0	80000000 00000000			697 DC XL16'800000000000000000000000000000000000		
000110E0	60F17EC6 C64B4BC6			698 DC CL64'-1=FFFF+ G=7FFF'		
00011120	7FFFFFFF FFFFFFE			699 DC XL16'7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF		
00011130	60F17EC6 C64B4BC6			700 DC CL64'-1=FFFF+ 1=0001'		
00011170	00000000 00000000			701 DC XL16'000000000000000000000000000000000000		
00011180	60F17EC6 C64B4BC6			702 DC CL64'-1=FFFF+ 0=0000'		
000111C0	FFFFFFF FFFFFFF			703 DC XL16'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF		
000111D0 00011210	60F17EC6 C64B4BC6 FFFFFFFF			704 DC CL64'-1=FFFF+ -1=FFFF'		
00011210	60F17EC6 C64B4BC6			705 DC XL16'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF		
00011220	80000000 00000000			707 DC XL16'8000000000000000000000000000000000000		
00011200	60F17EC6 C64B4BC6			708 DC CL64'-1=FFFF+-G-1=8000'		
000112B0	7FFFFFF FFFFFFF			709 DC XL16'7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF		
000112C0	60C74040 7EF8F04B			710 DC CL64'-G =8001+ G=7FFF'		
00011300	00000000 00000000			711 DC XL16'000000000000000000000000000000000000		
00011310	60C74040 7EF8F04B			712 DC CL64'-G =8001+ 1=0001'		
00011350	80000000 00000002			713 DC XL16'80000000000000280000000000000002'		
00011360	60C74040 7EF8F04B			714 DC CL64'-G =8001+ 0=0000'		
000113A0	80000000 00000001			715 DC XL16'80000000000001800000000000001'		
000113B0	60C74040 7EF8F04B			716 DC CL64'-G =8001+ -1=FFFF'		
000113F0 00011400	80000000 00000000 60C74040 7EF8F04B			717 DC XL16'8000000000000000000000000000000000000		
	00000000 00000002			719 DC XL16'00000000000000200000000000000002'		
00011450	60C74040 7EF8F04B			720 DC CL64'-G =8001+-G-1=8000'		
00011490	00000000 00000001			721 DC XL16'000000000000010000000000000001'		
000114A0	60C760F1 7EF8F04B			722 DC CL64'-G-1=8000+ G=7FFF'		
000114E0	FFFFFFFF FFFFFFF			723 DC XL16'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF		
000114F0	60C760F1 7EF8F04B			724 DC CL64'-G-1=8000+ +1=0001'		
00011530	80000000 00000001			725 DC XL16'80000000000001800000000000001'		
00011540	60C760F1 7EF8F04B			726 DC CL64'-G-1=8000+ 0=0000'		
00011580	80000000 00000000			727 DC XL16'8000000000000008000000000000000000000		
00011590				728 DC CL64'-G-1=8000+ -1=FFFF'		
	7FFFFFFF FFFFFFF 60C760F1 7EF8F04B			729 DC XL16'7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF		
00011520	00000000 00000001			731 DC XL16'00000000000001000000000000001'		
	60C760F1 7EF8F04B			732 DC CL64'-G-1=8000+-G-1=8000'		
00011670	0000000 0000000			733 DC XL16'000000000000000000000000000000000000		
		00000024	00000001	734 AGRSUM_NUM EQU (*-AGRSUM_GOOD)/80		
				735 *		
				736 *		
		00011680	00000001	737 AGRFLG_GOOD EQU *		
				·	=EFFF+ 1=0001'	
				739 DC XL16'03000000030400080300000003040008'		
000116D0 00011710				740 DC CL64'cc/fpo G=EFFF+ 0=0000, G 741 DC XL16'020000000200000020000002000000'	=EFFF+ -1=FFFF'	
	83836186 97964040				=EFFF+-G-1=8000'	
00011/20	03030100 37304040			7-72 DC CLOT CC/ 1po M-Li 11 T-G -00 01, G		

MA Ver.	0.2.1 bim-001-add	-sub.asm: I	est Basic	Integer Math Add & Subtract	17 Aug 2022 11:43:38	Page	22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0137F0	01000000 01000000 83836186 97964060			967 DC XL16'0100000010000001000000010 968 DC CL64'cc/fpo -G-1=8000G =80.	01,-G-1=8000G-1=8000'		
013830	01000000 01000000	00000012	00000001	969 DC XL16'010000000100000000000000000000000000	900000 ·		

ASMA Ver.	0.2.1 bim-001-add	d-sub.asm: T	est Basic	Integer Math A	dd & S	ubtract	17 Aug 2022 11:43:38 Page 24
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1012 ******** 1013 * 1014 *****		VERIFICATI	**************************************
000138E4				1016 VERISUB	DS	0H	
				1017 * 1018 ** 1019 *	Loop	through the VERIF	Y TABLE
	4110 C340 4120 0008		00013B80 00000008	1021 1022	LA LA	R1,VERIFTAB R2,VERIFLEN	R1> Verify table R2 <== Number of entries
000138EC	0030			1023	BASK	R3,0	Set top of loop
	9846 1000 4D70 C0C6		00000000 00013906	1025 1026	LM	R4,R6,0(R1) R7,VERIFY	Load verify table values Verify results
	4110 100C		00013300 0000000C		LA	R1,12(,R1) R2,R3	Next verify table entry Loop through verify table
000138FC 00013900	9500 C28C 078D		00013ACC	1030 1031	CLI BER	FAILFLAG,X'00' R13	Did all tests verify okay? Yes, return to caller
00013902	47F0 F238		00000238	1032	В	FAIL	No, load FAILURE disabled wait PSW
				1034 * 1035 **	Loop	through the ACTUA	aL / EXPECTED results
				1036 *	,	Ü	
00013906	0D80			1038 VERIFY	BASR	R8,0	Set top of loop
0001390E	D50F 4000 5040 4770 C0DE	00000000		1040 1041	CLC BNE	0(16,R4),64(R5) VERIFAIL	Actual results == Expected results? No, show failure
	4140 4010 4150 5050 0668		00000010 00000050	1042 VERINEXT 1043 1044	LA LA BCTR	R4,16(,R4) R5,80(,R5) R6,R8	Next actual result Next expected result Loop through results
0001391C	07F7			1046	BR	R7	Return to caller

MA VEI.	0.2.1 Dim-001-au	iu-sub.asiii. I	est pasic	Integer math	Auu & 3	ubtract	17 Aug 2022 11.43.30 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1048 *****	******	*****	************
				1049 *		Report th	ne failure
				1050 *****	******	******	*************
	9005 C264		00013AA4	1052 VERIFA	IL STM	R0,R5,SAVER0R5	
0013922	92FF C28C		00013ACC	1053 1054 *	MVI	FAILFLAG,X'FF'	Remember verification failure
				1055 **	First	, show them the	description
				1056 *			
00013926		00013A24	00000000	1057	MVC	FAILDESC,0(R5)	Save results/test description
	4100 0054		00000054		LA	R0,L'FAILMSG1	RO <== length of message
	4110 C1D0			1059	LA		R1> the message text itself
0013934	4520 C28E		00013ACE	1060 1061 *	BAL	R2,MSG	Go display this message
				1062 ** 1063 *	Save	address of actua	l and expected results
0013938	5040 C260		00013AA0	1064	ST	R4,AACTUAL	Save A(actual results)
	4150 5040			1065	LA	R5,64(,R5)	R5 ==> expected results
	5050 C25C		00013A9C		ST	R5, AEXPECT	Save A(expected results)
				1067 *		,	(- [/
				1068 **	Forma	t and show them	the EXPECTED ("Want") results
				1069 *			,
0013944	D205 C224 C3A4	00013A64	00013BE4		MVC	WANTGOT,=CL6'Wa	nt: '
001394A	F384 C22A C25C	00013A6A	00013A9C	1071	UNPK	FAILADR(L'FAILA	DR+1),AEXPECT(L'AEXPECT+1)
00013950	9240 C232		00013A72		MVI	BLANKEQ,C''	· · · · · · · · · · · · · · · · · · ·
00013954	DC07 C22A C18C	00013A6A	000139CC	1073	TR	FAILADR, HEXTRTA	AB
0001395A	F384 C235 5000	00013A75	00000000	1075	UNPK	FAILVALS+(0*9)(9) (0*4)(5 R5)
0001395A		OUOT3A/3	00013A7D		MVI	FAILVALS+(0*9)+	
0013964	DC07 C235 C18C	00013A75	00013A7D		TR	FAILVALS+(0*9)(
		00013473	30013300	1077	I IX	INTERNEST (0 3)(O) JIIEAI KIAD
	F384 C23E 5004	00013A7E	00000004		UNPK		
00013970			00013A86		MVI	FAILVALS+(1*9)+	
00013974	DC07 C23E C18C	00013A7E	000139CC	1081	TR	FAILVALS+(1*9)(8),HEXTRTAB
0001397A	F384 C247 5008	00013A87	00000008	1083	UNPK	FAILVALS+(2*9)(9),(2*4)(5,R5)
00013980	9240 C24F		00013A8F		MVI	FAILVALS+(2*9)+	·8,C'''
	DC07 C247 C18C	00013A87	000139CC		TR	FAILVALS+(2*9)(8),HEXTRTAB
001398A	F384 C250 500C	00013A90	0000000C	1087	UNPK	FAILVALS+(3*9)(9),(3*4)(5,R5)
0013990	9240 C258	00015/150	00013A98		MVI	FAILVALS+(3*9)+	·8.C''
0013994	DC07 C250 C18C	00013A90	00013A3CC		TR	FAILVALS+(3*9)(
0043007	44.00 0035		0000000	1001		, , ,	
	4100 0035		00000035		LA	RØ,L'FAILMSG2	RO <== length of message
	4110 C224		00013A64		LA	R1,FAILMSG2	R1> the message text itself
DOUISHAZ	4520 C28E		00013ACE	1022	BAL	R2,MSG	Go display this message

ASMA Ver.	0.2.1 bim-001-add	-sub.asm: T	est Basic	Intege	r Math A	Add & S	ubtract	17 Aug 2022 11:43:38 P	age	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				1095	*					
				1096		Forma	t and show them t	the ACTUAL ("Got") results		
				1097				(202) - 202 200 1		
00139A6	D205 C224 C3AA	00013A64	00013BEA	1098		MVC	WANTGOT, =CL6'Got	t: '		
00139AC	F384 C22A C260	00013A6A	00013AA0	1099		UNPK		DR+1),AACTUAL(L'AACTUAL+1)		
00139B2			00013A72	1100		MVI	BLANKEQ,C''			
00139B6	DC07 C22A C18C	00013A6A	000139CC	1101		TR	FAILADR, HEXTRTAI	В		
00139BC	F384 C235 4000	00013A75	00000000	1103		UNPK	FAILVALS+(0*9)(9	9),(0*4)(5,R4)		
00139C2			00013A7D	1104		MVI	FAILVALS+(0*9)+8			
00139C6	DC07 C235 C18C	00013A75	000139CC	1105		TR	FAILVALS+(0*9)(8	8),HEXTRTAB		
000139CC	F384 C23E 4004	00013A7E	00000004	1107		UNPK	FAILVALS+(1*9)(9)	9),(1*4)(5,R4)		
00139D2		00040475	00013A86			MVI	FAILVALS+(1*9)+8			
00139D6	DC07 C23E C18C	00013A7E	000139CC	1109		TR	FAILVALS+(1*9)(8	8),HEXIRIAB		
00139DC	F384 C247 4008	00013A87	00000008	1111		UNPK	FAILVALS+(2*9)(9	9),(2*4)(5,R4)		
00139E2	9240 C24F		00013A8F	1112		MVI	FAILVALS+(2*9)+8			
00139E6	DC07 C247 C18C	00013A87	000139CC	1113		TR	FAILVALS+(2*9)(8	8),HEXTRTAB		
00139EC	F384 C250 400C	00013A90	0000000C	1115		UNPK	FAILVALS+(3*9)(9	9),(3*4)(5,R4)		
00139F2			00013A98			MVI	FAILVALS+(3*9)+8			
00139F6	DC07 C250 C18C	00013A90	000139CC	1117		TR	FAILVALS+(3*9)(8	8),HEXTRTAB		
00139FC	4100 0035		00000035	1119		LA	R0,L'FAILMSG2	R0 <== length of message		
00013A00			00013A64			LA	R1,FAILMSG2	R1> the message text itself		
00013A04			00013ACE			BAL	R2,MSG	Go display this message		
00013A08			00013AA4			LM	R0,R5,SAVER0R5	Restore registers		
10013A0C	47F0 C0D2		00013912	1124		В	VERINEXT	Continue with verification		
00013A10					FAILMSG1		0CL84			
	C3D6D4D7 C1D9C9E2			1127			CL20'COMPARISON			
00013A24	4D8485A2 83998997			1128	FAILDESC	DC	CL64'(description	on)'		
0012151				1120	EATIMES.	D.C.	061.53			
0013A64	10101010 1010				FAILMSG2		0CL53 CL6''	'Want: ' -or- 'Got: '		
	40404040 4040 C1C1C1C1 C1C1C1C1				WANTGOT FAILADR		CL8'AAAAAAAA'	want: -or- Got:		
00013A6A					BLANKEQ		CL3' = '			
	88888888 88888888				FAILVALS			hhhhhhh hhhhhhh hhhhhhhh '		
	1000000			_ _			2230			
0013A9C	00000000			1136	AEXPECT	DC	F'0'	==> Expected ("Want") results		
0013AA0					AACTUAL		F'0'	==> Actual ("Got") results		
0013AA4	00000000 00000000				SAVERØR5		6F'0'	Registers RO - R5 save area		
0013ABC	F0F1F2F3 F4F5F6F7				CHARHEX		CL16'0123456789/			
		000139CC	00000010				CHARHEX-X'F0'	Hexadecimal translation table		
00013ACC	00			1141	FAILFLAG	i DC	X'00'	FF = Fail, 00 = Success		

ASMA Ver.	0.2.1 bim-001-add	-sub.asm: 7	est Basic	Integer Math A	dd & S	ubtract	17 Aug 2022 11:43:38 Page 27			
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
	1143 ***********************************									
00013ACE	4900 C3A0		00013BE0	1147 MSG	СН	R0,=H'0'	Do we even HAVE a message?			
00013AD2	07D2			1148	BNHR	R2 R2	No, ignore			
00013AD4	9002 C2C4		00013B04	1150	STM	R0,R2,MSGSAVE	Save registers			
00013AD8 00013ADC	4900 C3A2 47D0 C2A4		00013BE2 00013AE4	1152 1153	CH BNH	R0,=AL2(L'MSGMSG) MSGOK	Message length within limits? Yes, continue			
00013AE0	4100 005F		0000005F	1154	LA	R0,L'MSGMSG	No, set to maximum			
	1820			1156 MSGOK	LR	R2,R0	Copy length to work register			
00013AE6 00013AE8	0620 4420 C2D0		00013B10	1157 1158	BCTR EX	R2,0 R2,MSGMVC	Minus-1 for execute Copy message to O/P buffer			
00013AEC 00013AF0	4120 200A 4110 C2D6		0000000A 00013B16	1160 1161	LA LA	R2,1+L'MSGCMD(,R2) R1,MSGCMD	Calculate true command length Point to true command			
00013AF4 00013AF8 00013AFC	83120008 4780 C2BE 0000		00013AFE	1163 1164 1165	DC BZ DC	X'83',X'12',X'0008' MSGRET H'0'	Issue Hercules Diagnose X'008' Return if successful CRASH for debugging purposes			
00013AFE 00013B02	9802 C2C4 07F2		00013B04	1167 MSGRET 1168	LM BR	R0,R2,MSGSAVE R2	Restore registers Return to caller			
00013B04 00013B10	00000000 00000000 D200 C2DF 1000	00013B1F	00000000	1170 MSGSAVE 1171 MSGMVC	DC MVC	3F'0' MSGMSG(0),0(R1)	Registers save area Executed instruction			
00013B16 00013B1F	D4E2C7D5 D6C8405C 40404040 40404040			1173 MSGCMD 1174 MSGMSG	DC DC	C'MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed			

MA Ver.	0.2.1 bim-001-ad	d-sub.asm: ⁻	Test Basic	Integer Ma	ath Add & Si	ubtract	17 Aug 2022 11:43:38	Page	29
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
013BE0				1219	END				
13BE0	0000			1220	LIND	=H'0'			
)13BE2	005F			1221		-N12(1'MSGMSG)			
	E68195A3 7A40			1222		=AL2(L'MSGMSG) =CL6'Want: '			
)13BEA	C796A37A 4040			1223		=CL6'Got: '			
IJDLA	C/30A3/A 4040			1223		-CLO dot.			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
							222		22.5									
32VALS	D	0005B0	8	529	537	219	220	235	236									
64VALS	D	0005C8	8	542	549	227	228	244	245									
ACTUAL	F	013AA0	4	1137	1064	1099												
EXPECT	F	013A9C	4	1136	1066	1071												
GRFLG	U	002400	1	563	230	1197												
GRFLG GOOD	U	011680	1	737	774	1198												
GRFLG NUM	U	000012	1	774	1199													
GRSUM	Ū	001400	1	561	229	1193												
GRSUM GOOD	Ü	010B40	1	661	734	1194												
GRSUM NUM	Ü	000024	ī	734	1195													
GRTABL	Ē	000024 0002E8	4	225	180													
GRTEST	T T			323														
	1	0003C6	4		181	107												
HELPERS	A	00027C	4	165	155	197	224	3.5.5	200	422	4	400						
RCCPM	F	0005A8	4	513	259	301	324	366	389	432	455	498						
RCCPMOV	F	0005AC	4	514	260	261	288	325	326	353	390	391	419	456	457	485		
RFLG	U	002000	1	559	222	1189												
RFLG_GOOD	U	0105A0	1	621	658	1190												
RFLG NUM	U	000012	1	658	1191													
RSUM	Ū	001000	1	557	221	1185												
RSUM GOOD	Ü	010000	1	581	618	1186												
RSUM NUM	Ü	000012	1	618	1187													
RTABL	<u> </u>	000012 0002D0	4	217	175													
RTEST	' T	000330	4	258	176													
	<u> </u>				1/0													
IMADSUB	J	000000	80880	95	1073	1100												
LANKEQ	C	013A72	3	1133	1072	1100												
HARHEX	C	013ABC	16	1139	1140													
NDRES	U	003000	1	573														
AIL	I	000238	4	163	1032													
AILADR	C	013A6A	8	1132	1071	1073	1099	1101										
AILDESC	С	013A24	64	1128	1057													
AILFLAG	Χ	013ACC	1	1141	1030	1053												
AILMSG1	С	013A10	84	1126	1058	1059												
AILMSG2	Č	013A64	53		1091		1119	1120										
AILPSW	X	0002C0	8	205	163	1002	1117	1120										
AILVALS	Ĉ	013A75	36	1134	1075	1076	1077	1079	1080	1081	1083	1084	1085	1087	1088	1089	1103	1104
HILVALD	C	013A/3	36	1134											T000	TOOD	TT62	1104
OODDCH	V	000250		204	1105	1107	1108	1109	1111	1112	1113	1112	1116	1117				
OODPSW	X	0002B0	8	204	201													
IELPERS	Н	013840	2	972	125	165												
IEXTRTAB	U	0139CC	16	1140	981	985	989	993	997	1073	1077	1081	1085	1089	1101	1105	1109	1113
					1117													
MAGE	1	000000	80880	0														
ISG	I	013ACE	4	1147	1001	1060	1093	1121										
ISGCMD	C	013B16	9	1173	1160	1161												
ISGMSG	C	013B1F	95	1174	1154	1171	1152											
ISGMVC	T	013B10	6	1174	1158	/	1172											
	± T	013AE4	บ ว	1171	1153													
ISGOK ISCRET	<u>+</u>		2															
ISGRET	Ţ	013AFE	4	1167	1164	1167												
ISGSAVE	F	013B04	4	1170	1150	1167												
CINTCD	F	00008C	4	133	150	290	296	355	361	421	427	487	493	979				
CNOTDTA	I	00020C	4	154	151													
COLDPSW	U	000150	1	135	152	983	987	991	995									
GMCK	Н	013840	2	978	156													
GMCOMMA	C	0138BA	$\bar{1}$	1008	980													
GMPSW	Č	0138C0	36	1010	983	984	985	987	988	989	991	992	993	995	996	997		
UIII JW	_		50			204	707	707	200	209	771	J J Z						
ROGCHK	Н	000200	2	149	141													

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	FNCES												
ROGMSG	С	01389E	70	1005	999	1000												
PROGPSW	D	000228	8	162	161													
80	U	000000	1	97	154	157	258	259	260	275	277	278	279	280	281	288	289	292
					294	295	297	298	299	301	302	323	324	325	340	342	343	344
					345	346	353	354	357	359	360	362	363	364	366	367	388	389
					390	406	408	409	410	411	412	419	420	423	425	426	428	429
					430	432	433	454	455	456	472	474	475	476	477	478	485	486
					489	491	492	494	495	496	498	499	999	1052	1058	1091	1119	1123
					1147	1150	1152	1154	1156	1167								
R1	U	000001	1	101	276	277	293	294	341	342	358	359	407	408	424	425	473	474
					490	491	1000	1021	1025	1027	1059	1092	1120	1161	1171			
R10	U	A00000	1	116	175	180	185	190	262	263	264	271	272	327	328	329	336	337
					392	393	394	402	403	458	459	460	468	469				
R11	U	00000B	1	117														
R12	U	00000C	1	118	125	155	197	267	312	332	377	398	443	464	509			
R13	U	00000D	1	119	156	176	181	186	191	198	266	314	331	379	397	445	463	511
					1003	1031												
R14	U	00000E	1	120	159	160	199	200										
R15	U	00000F	1	121	124	154	157											
R2	U	000002	1	103	262	265	312	327	330	377	392	396	443	458	462	509	1001	1022
					1028	1060	1093	1121	1148	1150	1156	1157	1158	1160	1167	1168		
R3	U	000003	1	105	262	275	292	311	327	340	357	376	392	406	423	442	458	472
			_		489	508	1023	1028								–		
R4	U	000004	1	107	271	307	336	372	402	438	468	504	1025	1040	1042	1064	1103	1107
	· ·		_	10,	1111	1115	330	3,2	102	.50	100	50 .	1023	10.0	1012	100.	1103	1107
R5	U	000005	1	109	272	276	293	304	337	341	358	369	403	407	424	435	469	473
	J	000003	_	100	490	501	1040	1043	1052	1057	1065	1066	1075	1079	1083	1087	1123	473
R6	U	000006	1	111	264	282	304	305	311	329	347	369	370	376	394	413	435	436
(0	U	000000	_		442	460	479	501	502	508	1025	1044	370	370	J J T	713	700	730
R7	U	000007	1	113	263	278	282	295	305	328	343	347	360	370	393	409	413	426
()	U	000007		113	436	459	475	479	492	502	1026	1046	300	370	373	400	413	420
88	U	000008	1	114	263	281	283	296	299	306	328	346	348	361	364	371	393	412
10	U	000000	1	114		427	430	437	459	478	480	493	496	503	1038	1044	333	412
R9	U	000009	1	115	414 273	307	338	372	404	478	470	504	490	303	1020	1044		
	U		1				220	3/2	404	430	4/0	304						
SAVERØR5		013AA4	4	1138	1052	1123												
SAVEREGS	F	00023C	4	164	154	157												
SGRFLG COOP	U	002C00	1	571	247	1213												
GRFLG_GOOD	U	0132A0	1	933	970	1214												
GRFLG_NUM	U	000012	1	970	1215	4000												
SGRSUM	U	001C00	1	569	246	1209												
GRSUM_GOOD	U	012760	1	857	930	1210												
SGRSUM_NUM	U	000024	1	930	1211													
GRTABL	F	000318	4	242	190													
GRTEST	I	000502	4	454	191													
SRFLG	U	002800	1	567	238	1205												
SRFLG_GOOD	U	0121C0	1	817	854	1206												
SRFLG_NUM	U	000012	1	854	1207													
SRSUM	U	001800	1	565	237	1201												
SRSUM GOOD	U	011C20	1	777	814	1202												
SRSUM NUM	Ü	000012	1	814	1203													
SRTABL	F	000300	4	233	185													
SRTEST	T	00046C	4	388	186													
START	Ĥ	000280	2	171	138													
STRTLABL	Ü	000280	1	96	132	135	137	140	148	557	559	561	563	565	567	569	571	573
	U	00000		70	102	エンフ	エ フ /	T+0	T+0	551		70 T			507		J/ I	313
					579													

			.asm: Te			age	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES		
LCT64	U	000030	1		226 243		
RIFAIL	I	01391E	4	1052	1041		
RIFLEN	U	000008		1217	1022		
RIFTAB	F	013B80			1217 1021		
RIFY	Ī	013906	2	1038	1026		
RINEXT	Ī	013912	4	1042	1124		
RISUB	Ĥ	013312 0138E4	2	1016	198		
NTGOT	C	0138E4	2	1111	1070 1098		
			0	1131	1152		
L2(L'MSGMSG)	R	013BE2	2	1221	1152		
L6'Got:	C	013BEA	6	1223	1098		
L6'Want: '	C	013BE4	6	1222	10/0		
'0'	Н	013BE0	2	1220	1147		

ASMA Von Q 2 1 him QQ1 add sub asm. Tost Pasis Integen Math Add 9 Subtract	17 /// 2022 11./2.20	Dage	33
ASMA Ver. 0.2.1 bim-001-add-sub.asm: Test Basic Integer Math Add & Subtract MACRO DEFN REFERENCES	17 Aug 2022 11:43:38	rage	33
No defined macros			

