:44 Page
*****
otherwise.
ert From
*****
*****
ithout
itions
right
mer.
opyright
mer in
he
ote
r written
"AS IS"
MITED TO,
•
PYRIGHT AL,
TED TO,
TA, OR
O R I O I I

```
ASMA Ver. 0.2.1 bfp-009-cvtfrlog64: Test IEEE Cvt From Fixed (uint-64)
                                                                                                 17 Aug 2022 12:15:44 Page
  LOC
            OBJECT CODE
                              ADDR1
                                        ADDR2
                                                 STMT
                                                   57 * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
                                                   58 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
                                                   59 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
                                                  60 *
                                                   61 **********************
                                                  64 *
                                                  65 * Tests the following three conversion instructions
                                                         CONVERT FROM LOGICAL (64 to short BFP, RRF-e)
                                                         CONVERT FROM LOGICAL (64 to long BFP, RRF-e)
                                                  68 *
                                                         CONVERT FROM LOGICAL (64 to extended BFP, RRF-e)
                                                  69 *
                                                  70 * Limited test data is compiled into this program. The test script
                                                  71 * that runs this program can provide alternative test data through
                                                  72 * Hercules R commands.
                                                  73 *
                                                  74 * Test Case Order
                                                  75 * 1) Uint-64 to Short BFP
                                                  76 * 2) Uint-64 to Short BFP with all rounding modes
                                                  77 * 3) Uint-64 to Long BFP
                                                   78 * 4) Uint-64 to Long BFP with all rounding modes
                                                   79 * 5) Uint-64 to Extended BFP
                                                  81 * Provided test data is:
                                                  82 *
                                                              1, 2, 4,
                                                  83 *
                                                              9 007 199 254 740 991(0x001FFFFFFFFFFFF)
                                                  84 *
                                                             18 014 398 509 481 983(0x003FFFFFFFFFFFF)
                                                  85 *
                                                         18 446 744 073 709 551 615 (0xfffffffffffffff)
                                                  86 *
                                                  87 *
                                                         The fourth value oveflows a short BFP but fits in a long BFP.
                                                  88 *
                                                         The fifth value oveflows both short BFP and long BFP. The
                                                  89 *
                                                         last value also overflows both, but fits in an extended BFP.
                                                  90 *
                                                  91 * Also tests the following floating point support instructions
                                                  92 *
                                                         LOAD (Short)
                                                  93 *
                                                         LOAD (Long)
                                                  94 *
                                                         LOAD FPC
                                                  95 *
                                                         SET BFP ROUNDING MODE 2-BIT
                                                  96 *
                                                         SET BFP ROUNDING MODE 3-BIT
                                                  97 *
                                                         STORE (Short)
                                                  98 *
                                                         STORE (Long)
                                                  99 *
                                                         STORE FPC
                                                  100 *
```

2022	12.15.44	Dago	1
2022	12:15:44	Page	4

ASMA Ver.	0.2.1 bfp-009-cvtf	<sup>F</sup> rlog64: Te	st IEEE Cv	t From Fixe	ed (uint-6	4)	17 Aug 2022 12:15:44 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				156 * 157 ****	******	******	************
00000000 0000008E	0000	00000000	0000008E	159 160 PCINT	ORG CD DS	STRTLABL+X'8E' H	Program check interrution code
		00000150	00000001	161 * 162 PCOLD 163 *	PSW EQU	STRTLABL+X'150'	z/Arch Program check old PSW
00000090 000001A0	00000001 80000000	00000090	000001A0	164 165	ORG DC	STRTLABL+X'1A0' X'0000000180000	
000001B0 000001D0	00000000 00000000	000001B0	000001D0	166 * 167 168	ORG DC	STRTLABL+X'1D0' X'000000000000000	
				171 * the 172 * No	instruct	ion following the ollect data. All	ata Exception, continue execution at e program check. Otherwise, hard wait. I interesting DXC stuff is captured
000001E0 00000200 00000200 00000204 00000208	9507 F08F A774 0004 B2B2 F150	000001E0	00000200 0000008F 0000020C 00000150	175 176 PROGO 177 178 179	CLI JNE	PCINTCD+1,X'07' PCNOTDTA	Program check occured Data Exception?no, hardwait (not sure if R15 is ok)yes, resume program execution
0000020C 00000210 00000214 00000218	900F F23C 58C0 F27C 4DD0 C000 980F F23C		0000023C 0000027C 00005200 0000023C	181 PCNOT 182 183 184	DTA STM L BAS LM	R0,R15,SAVEREGS R12,AHELPERS R13,PGMCK R0,R15,SAVEREGS	Get address of helper subroutines Report this unexpected program check
0000021C 0000021E 00000220 00000228	077E B2B2 F228 00020000 00000000		00000228	186 187 188 189 PROGE	SW DC	R14 PROGPSW 1 0D'0',X'00020000	Return address provided? Yes, return to z/CMS test rig. Not data exception, enter disabled wait 000000000',XL6'00',X'DEAD' Abnormal end
00000238 0000023C 0000027C	B2B2 F2D8 00000000 00000000 00005200		000002D8	190 FAIL 191 SAVER 192 AHELF	REGS DC	16F'0' I	Not data exception, enter disabled wait Registers save area Address of helper subroutines

DC

 $\mathsf{DC}$ 

 $\mathsf{DC}$ 

 $\mathsf{DC}$ 

DC

A(SINTRMIN)

A(LINTRMCT/8)

A(LBFPRMO)

Space for rounding mode tests

Space for rounding mode tests

A(SBFPRMOF) Space for rounding mode test flags

A(LINTRMIN) Last two uint-64 are only concerns

A(LBFPRMOF) Space for rounding mode test flags

A(SBFPRMO)

263

264

265

268

269

270

266 \*

267 RMLONGS DC

00000328

00000334

0000032C 00001200

00000330 00001500

00000338 00000608

0000033C 00002200

00000340 00002700

000005F0

ASMA Ver.	0.2.1	bfp-009-cvtfr	rlog64: Te	est IEEE Cv	t From	Fixed (	uint-64	1)	17 Aug 2022 12:15:44 Page 8
LOC	ОВЈ	ECT CODE	ADDR1	ADDR2	STMT				
					303 <sup>2</sup> 304 <sup>2</sup> 305 <sup>2</sup>	* * Conver * Ten te	t uint- st resu	-64 to short   ults are gene	**************************************
					307 ° 308 ° 309 ° 310 °	* * The fi * the IE * first * last t	rst fou EE Ine two FP(	ur tests use kact exception CR-controlled	rounding modes specified in the FPCR with n supressed. SRNM (2-bit) is used for the tests and SRNMB (3-bit) is used for the rage of that instruction pair.
					313 ° 314 ° 315 °	* The ne * * The de	fault r	rounding mode	instruction-specified rounding modes.  (0 for RNTE) is not tested in this section; ult rounding mode. RNTE is tested
					317 <sup>3</sup>	* explic *	itly as	a rounding	mode in this section. **************
					<b>5 -</b> 5				
00000388 0000038C 0000038E	1222 078D			00000000	322 323	CELGBRA	LTR	R2,R3,0(R10) R2,R2 R13	Any test cases? No, return to caller
00000390 00000394		.008		00000008	324 325 326 <sup>3</sup>	*	LM BASR	R7,R8,8(R10) R12,0	Get address of result area and flag area. Set top of loop
00000396	E310 3	000 0004		00000000	327 328 329			R1,0(,R3) sing rounding	Get uint-64 test value mode specified in the FPCR
0000039C 000003A0	B2B8 0	001		000002EC 00000001	330 ° 331 332		LFPC SRNMB	FPCREGNT 1	Set exceptions non-trappable, clear flags SET FPC to RZ, towards zero.
000003A4 000003A8 000003AC	6080 7	000		00000000 00000000	333 334 335	ψ.	STD	FPR8,0*4(,R7	'0100' FPCR ctl'd rounding, inexact masked ) Store short BFP result Store resulting FPC flags and DXC
000003B0 000003B4	B29D F B2B8 0	002		000002EC 00000002	336 <sup>3</sup> 337 338	<b>*</b>	SRNMB		Set exceptions non-trappable, clear flags SET FPC to RP, to +infinity
000003B8 000003BC 000003C0		004		00000004 00000004	339 340 341	<b>4</b>	STD		'0100' FPCR ctl'd rounding, inexact masked ) Store short BFP result Store resulting FPC flags and DXC
000003C4 000003C8	B29D F B2B8 0	003		000002EC 00000003	342 <sup>3</sup> 343 344	ጥ	SRNMB		Set exceptions non-trappable, clear flags SET FPC to RM, to -infinity
000003CC 000003D0 000003D4	6080 7	008		00000008 00000008	345 346 347		STD		'0100' FPCR ctl'd rounding, inexact masked ) Store short BFP result Store resulting FPC flags and DXC
000003D8 000003DC 000003E0		007		000002EC 00000007	348 <sup>3</sup> 349 350	*	SRNMB		Set exceptions non-trappable, clear flags RFS, Prepare for Shorter Precision '0100' FPCR ctl'd rounding, inexact masked
000003E4 000003E8	B3A0 0 6080 7 B29C 8	00C		0000000C	351 352 353 354 *	*	STD		) Store short BFP result
000003EC 000003F0	B29D F B3A0 1			000002EC	355 356		LFPC CELGBF	FPCREGNT R FPR8,1,R1,B	Set exceptions non-trappable, clear flags '0000' RNTA, to nearest, ties away

ASMA Ver.	0.2.1 bfp-009-cv	tfrlog64: T	est IEEE Cv	t From Fixe	d (uint-64)	17 Aug 2022 12:15:44 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00003F4	7080 7010		00000010	357		Store short BFP result
00003F8	B29C 8010		00000010	358	STFPC 4*4(R8)	Store resulting FPC flags and DXC
00003FC	B29D F2EC		000002EC	359 * 360	LFPC FPCREGNT	Set exceptions non-trappable, clear flags
00000110	B3A0 3081		000002LC	361		0000' RFS, prepare for shorter precision
0000404	7080 7014		00000014	362		Store short BFP result
0000408	B29C 8014		00000014	363 364 *	STFPC 5*4(R8)	Store resulting FPC flags and DXC
000040C	B29D F2EC		000002EC	365	LFPC FPCREGNT	Set exceptions non-trappable, clear flags
0000410	B3A0 4081			366		0000' RNTE, to nearest, ties to even
00000414	7080 7018		00000018	367		Store short BFP result
0000418	B29C 8018		00000018	368 369 *	STFPC 6*4(R8)	Store resulting FPC flags and DXC
000041C	B29D F2EC		000002EC	370	LFPC FPCREGNT	Set exceptions non-trappable, clear flags
0000420	B3A0 5081		00000016	371 373		0000' RZ, toward zero
00000424 00000428	7080 701C B29C 801C		0000001C 0000001C	372 373	STE FPR8,7*4(,R7) STFPC 7*4(R8)	Store short BFP result Store resulting FPC flags and DXC
0000428	B29C 801C		000001C	374 *	311FC 7.4(K8)	Store resulting if C riags and DAC
000042C	B29D F2EC		000002EC	375	LFPC FPCREGNT	Set exceptions non-trappable, clear flags
0000430	B3A0 6081			376	CELGBR FPR8,6,R1,B'	
0000434	7080 7020		00000020	377		Store short BFP result
0000438	B29C 8020		00000020	378 379 *	STFPC 8*4(R8)	Store resulting FPC flags and DXC
000043C	B29D F2EC		000002EC	380	LFPC FPCREGNT	Set exceptions non-trappable, clear flags
0000440	B3A0 7081			381	CELGBR FPR8,7,R1,B'	
0000444	7080 7024		00000024	382		Store short BFP result
0000448	B29C 8024		00000024	383 384 *	STFPC 9*4(R8)	Store resulting FPC flags and DXC
000044C	4130 3008		00000008	385	LA R3,8(,R3)	Point to next input values
00000450	4170 7030		00000030	386	LA R7,12*4(,R7)	Point to next short BFP converted values
0000454	4180 8030		00000030	387	LA R8,12*4(,R8)	Point to next FPCR/CC result area
00000458 0000045A	062C 07FD			388 389	BCTR R2,R12 BR R13	Convert next input value. All converted; return.
ACPUBUSI	0/10			303	N VI3	AII Converted, Feturn.

ADDR1   ADDR2   STMT	11
121	
426 * Ten test results are generated for each input. A 48-byte test result 427 * section is used to keep results sets aligned on a quad-double word.	
429 * The first four tests use rounding modes specified in the FPCR with 430 * the IEEE Insect exception supressed. SRRM (2-bit) is used for the 431 * first two FPCR-controlled tests and SRNMB (3-bit) is used for the 432 * last two To get full coverage of that instruction pair. 433 * last two To get full coverage of that instruction pair. 433 * last two To get full coverage of that instruction pair. 433 * last two To get full coverage of that instruction pair. 433 * last two To get full coverage of that instruction pair. 434 * The next six results use instruction-specified rounding modes. 435 * prior tests used the default rounding mode in this section; 437 * prior tests used the default rounding mode in this section. 438 * explicitly as a rounding mode in this section. 438 * explicitly as a rounding mode in this section. 439 * explicitly as a rounding mode in this section. 439 * explicitly as a rounding mode in this section. 439 * explicitly as a rounding mode in this section. 439 * explicitly as a rounding mode in this section. 439 * explicitly as a rounding mode in this section. 430 * explicitly as a rounding mode in this section. 430 * explicitly as a rounding mode in this section. 431 * explicitly as a rounding mode in this section. 432 * explicitly as a rounding mode in this section. 433 * explicitly as a rounding mode in this section. 433 * explicitly as a rounding mode in this section. 434 * explicitly as a rounding mode in this section. 434 * explicitly as a rounding mode in this section. 434 * explicitly as a rounding mode in this section; 437 * explicitly as a rounding mode for address of result area and flag area. 440 * Explicitly as a rounding mode in this section; 437 * explicitly as a rounding mode for address of result area and flag area. 440 * Explicitly as a rounding mode section. 444 * Explicitly as a rounding mode in this section; 444 * Explicitly as a rounding mode section. 444 * Explicitly as a rounding mode section. 444 * Explicitly as a rounding mode in this section; 444 * Explicitly a	
432 * last two To get full coverage of that instruction pair.   433 *   433 *   434 *   7   7   7   7   7   7   7   7   7	
435 *   436 * The default rounding mode (0 for RNTE) is not tested in this section;   427 * prior tests used the default rounding mode. RNTE is tested   438 * explicitly as a rounding mode in this section.   439 *   440 *******************************	
437 * prior tests used the default rounding mode. RNTE is tested	
000004A0 9823 A000 00000000 442 CDLGBRA LM R2,R3,0(R10) Get count and address of test input values 000004A4 9878 A008 00000008 443 LM R7,R8,8(R10) Get address of result area and flag area.   444 LTR R2,R2 Any test cases?   445 BZR R13No, return to caller Set top of loop   446 BASR R12,0 Set top of loop   447 *  000004AE E310 3000 0004 00000000 448 LG R1,0(,R3) Get uint-64 test value   449 *   450 * Test cases using rounding mode specified in the FPCR   451 *   450 * Test cases using rounding mode specified in the FPCR   451 * SET FPC to RZ, towards zero.   600004BB B288 0001 0000000 455 SRNMB 1 SET FPC to RZ, towards zero.   600004BC 6880 7000 0000000 455 STD FPR8,0*R1,B'0100' FPCR ctl'd rounding, inexact masked   600004CG 6880 7000 0000000 456 STFPC 0(R8) Store resulting FPC flags and DXC   600004CB B29D F2EC 00000002 459 SRNMB 2 SET FPC to RP, to +infinity   600004CB B29C 8004 0000000 451 STD FPR8,0,R1,B'0100' FPCR ctl'd rounding, inexact masked   600004CB B29C 8004 00000000 455 STD FPCRB,0,R1,B'0100' FPCR ctl'd rounding, inexact masked   600004CB B29C 8000 00000000 455 STFPC 0(R8) SET FPC to RP, to +infinity   600004CB B29C 8004 0000000 455 STD FPR8,0,R1,B'0100' FPCR ctl'd rounding, inexact masked   600004CB B29C 8004 00000000 455 STD FPCRB,0,R1,B'0100' FPCR ctl'd rounding, inexact masked   600004CB B29C 8004 0000000 455 STD FPCRB,0,R1,B'0100' FPCR ctl'd rounding, inexact masked   600004CB B29C 8004 0000000 455 STD FPCRB,0,R1,B'0100' FPCR ctl'd rounding, inexact masked   600004CB B29C 8004 0000000 455 STD FPCRB,0,R1,B'0100' FPCR ctl'd rounding, inexact masked   600004CB B29C 8004 0000000 455 STD FPCRB,0,R1,B'0100' FPCR ctl'd rounding, inexact masked   600004CB B29C 8004 0000000 455 STPC 1*4(R8) Store resulting FPC flags and DXC	
000004A4       9878 A008       0000008       443 LTR R2,R2 Any test cases?         000004AA       078D Add       445 BZR R13No, return to caller         000004AC       0DC0       446 BASR R12,0 Set top of loop         447 *       448 LG R1,0(,R3) Get uint-64 test value         449 *       450 * Test cases using rounding mode specified in the FPCR         451 **       450 * Test cases using rounding mode specified in the FPCR         451 **       450 * Test cases using rounding mode specified in the FPCR         451 **       450 * Test cases using rounding mode specified in the FPCR         451 **       450 * Test cases using rounding mode specified in the FPCR         451 **       450 * Test cases using rounding mode specified in the FPCR         451 **       450 * Test cases using rounding mode specified in the FPCR         451 **       450 * Test cases using rounding mode specified in the FPCR         452 * CDLGBR FPR8,0,R1,B'0100' FPCR Ctl'd rounding, inexact masked       454 * CDLGBR FPR8,0,R1,B'0100' FPCR Ctl'd rounding, inexact masked         46000440 * B3A1 * 0481       454 * CDLGBR FPR8,0*8(,R7) Store short BFP result         46000040 * B3A1 * 0481       460 * CDLGBR FPR8,0,R1,B'0100' FPCR Ctl'd rounding, inexact masked         46000040 * B3A1 * 0481       460 * CDLGBR FPR8,0,R1,B'0100' FPCR Ctl'd rounding, inexact masked         46000040 * B3A1 * 0481       460 * CDLGBR FPR8,	
000004AE E310 3000 0004	
449 * 450 * Test cases using rounding mode specified in the FPCR 451 *  000004B4 B29D F2EC 000002EC 452 LFPC FPCREGNT Set exceptions non-trappable, clear flags SRNMB 1 SET FPC to RZ, towards zero.  000004BC B3A1 0481 454 CDLGBR FPR8,0,R1,B'0100' FPCR ctl'd rounding, inexact masked 000004C0 6080 7000 0000000 455 STD FPR8,0*8(,R7) Store short BFP result 000004C4 B29C 8000 0000000 456 STPPC 0(R8) Store resulting FPC flags and DXC 457 *  000004C8 B29D F2EC 000002EC 458 LFPC FPCREGNT Set exceptions non-trappable, clear flags 000004CC B2B8 0002 00000002 459 SRNMB 2 SET FPC to RP, to +infinity 000004D0 B3A1 0481 CDLGBR FPR8,0,R1,B'0100' FPCR ctl'd rounding, inexact masked 000004D4 6080 7008 00000004 461 STD FPR8,1*8(,R7) Store short BFP result 0000004D8 B29C 8004 00000004 462 STPPC 1*4(R8) Store resulting FPC flags and DXC	
000004B4 B29D F2EC	
000004C0 6080 7000 0000000 455 STD FPR8,0*8(,R7) Store short BFP result 000004C4 B29C 8000 0000000 456 STFPC 0(R8) Store resulting FPC flags and DXC 457 *  000004C8 B29D F2EC 000002EC 458 LFPC FPCREGNT Set exceptions non-trappable, clear flags 000004CC B2B8 0002 0000002 459 SRNMB 2 SET FPC to RP, to +infinity 000004D0 B3A1 0481 CDLGBR FPR8,0,R1,B'0100' FPCR ctl'd rounding, inexact masked 000004D4 6080 7008 0000008 461 STD FPR8,1*8(,R7) Store short BFP result 000004D8 B29C 8004 00000004 462 STFPC 1*4(R8) Store resulting FPC flags and DXC 463 *	
000004C8       B29D F2EC       000002EC       458       LFPC FPCREGNT       Set exceptions non-trappable, clear flags         000004CC       B2B8 0002       00000002       459       SRNMB 2       SET FPC to RP, to +infinity         000004D0       B3A1 0481       460       CDLGBR FPR8,0,R1,B'0100' FPCR ctl'd rounding, inexact masked         000004D4       6080 7008       00000008       461       STD FPR8,1*8(,R7) Store short BFP result         000004D8       B29C 8004       00000004       462       STFPC 1*4(R8)       Store resulting FPC flags and DXC	
000004D4 6080 7008 00000008 461 STD FPR8,1*8(,R7) Store short BFP result 000004D8 B29C 8004 00000004 462 STFPC 1*4(R8) Store resulting FPC flags and DXC 463 *	
000004E0 B2B8 0003 00000003 465 SRNMB 3 SET FPC to RM, to -infinity	
000004E4       B3A1       0481       466       CDLGBR FPR8,0,R1,B'0100' FPCR ctl'd rounding, inexact masked         000004E8       6080       7010       00000010       467       STD FPR8,2*8(,R7) Store short BFP result         0000004EC       B29C       8008       00000008       468       STFPC       2*4(R8)       Store resulting FPC flags and DXC	
469 * 000004F0 B29D F2EC 000002EC 470 LFPC FPCREGNT Set exceptions non-trappable, clear flags 000004F4 B2B8 0007 SRNMB 7 RFS, Prepare for Shorter Precision	
000004F8       B3A1       0481       472       CDLGBR FPR8,0,R1,B'0100' FPCR ctl'd rounding, inexact masked         000004FC       6080       7018       00000018       473       STD FPR8,3*8(,R7) Store short BFP result         00000500       B29C       800C       0000000C       474       STFPC 3*4(R8)       Store resulting FPC flags and DXC	
475 * 00000504 B29D F2EC 000002EC 476 LFPC FPCREGNT Set exceptions non-trappable, clear flags 00000508 B3A1 1081 CDLGBR FPR8,1,R1,B'0000' RNTA, to nearest, ties away	

.5	0.2.1 bip 003 0				,	17 Aug 2022 12:13:44 Tuge	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00050C	6080 7020		00000020	478	STD FPR8,4*8(,R7) S	Store short BFP result	
0000510			00000010	479		Store resulting FPC flags and DXC	
				480 *		8 2 2 2 2	
0000514	B29D F2EC		000002EC	481		Set exceptions non-trappable, clear flags	
0000518	B3A1 3081			482	CDLGBR FPR8,3,R1,B'00	000' RFS, prepare for shorter precision	
000051C	6080 7028		00000028	483	STD FPR8,5*8(,R7) S	Store short BFP result	
0000520	B29C 8014		00000014	484	STFPC 5*4(R8)	Store resulting FPC flags and DXC	
0000504	D20D 5256		00000056	485 *	LEDG EDGDEGNE		
0000524			000002EC	486		Set exceptions non-trappable, clear flags	
10000528 1000052C	B3A1 4081 6080 7030		00000030	487 488		000' RNTE, to nearest, ties to even	
0000530	B29C 8018		00000018	489		Store short BFP result Store resulting FPC flags and DXC	
0000330	B29C 8018		00000018	490 *	311FC 0*4(N8)	Store resulting the riags and bac	
0000534	B29D F2EC		000002EC	491	LFPC FPCREGNT	Set exceptions non-trappable, clear flags	
0000538	B3A1 5081		00000220	492		000' RZ, toward zero	
000053C			00000038	493	STD FPR8,7*8(,R7)	Store short BFP result	
0000540	B29C 801C		0000001C	494		Store resulting FPC flags and DXC	
				495 *			
0000544	B29D F2EC		000002EC	496		Set exceptions non-trappable, clear flags	
0000548	B3A1 6081			497	CDLGBR FPR8,6,R1,B'00		
000054C			00000040	498		Store short BFP result	
0000550	B29C 8020		00000020	499	STFPC 8*4(R8)	Store resulting FPC flags and DXC	
0000554	B29D F2EC		000002EC	500 * 501	LFPC FPCREGNT	Cot exceptions non thannable clean flags	
0000558	B3A1 7081		000002EC	502	CDLGBR FPR8,7,R1,B'00	Set exceptions non-trappable, clear flags	
000055C			00000048	503		Store short BFP result	
0000560	B29C 8024		00000024	504		Store resulting FPC flags and DXC	
	·			505 *	211122 (		
0000564	4130 3008		00000008	506	LA R3,8(,R3) F	Point to next input values	
	4170 7050		00000050	507	LA R7,10*8(,R7) F	Point to next long BFP converted values	
	4180 8030		00000030	508		Point to next FPCR/CC result area	
0000570				509		Convert next input value.	
0000572	07FD			510	BR R13	All converted; return.	

```
ASMA Ver. 0.2.1 bfp-009-cvtfrlog64: Test IEEE Cvt From Fixed (uint-64)
                                                                                               17 Aug 2022 12:15:44 Page
                                                                                                                            16
 LOC
            OBJECT CODE
                             ADDR1
                                       ADDR2
                                               STMT
                                                615 *******************
                                                                                     ***********
                                                616 *
                                                                        EXPECTED results
                                                617 *********************************
                                                618 *
00000620
                            00000620
                                      00004000
                                                619
                                                             ORG
                                                                 STRTLABL+X'4000'
                                                                                    (past end of actual results)
                                                620 *
                            00004000 00000001
                                                621 SBFPOUT GOOD EOU *
                                                622 DC CL48'CELGBR result pairs 1-2'
         C3C5D3C7 C2D94099
00004000
00004030
         3F800000 3F800000
                                                623 DC XL16'3F8000003F80000040000000400000000
00004040
         C3C5D3C7 C2D94099
                                                624 DC CL48'CELGBR result pairs 3-4'
         40800000 40800000
                                                625 DC XL16'40800000408000005F7FFFF5F7FFFFF'
00004070
         C3C5D3C7 C2D94099
                                                626
                                                    DC CL48'CELGBR result pairs 5-6'
00004080
000040B0 5F800000 5F800000
                                                627 DC XL16'5F8000005F8000005F8000005F800000'
                            00000003 00000001
                                                628 SBFPOUT_NUM EQU (*-SBFPOUT_GOOD)/64
                                                629 *
                                                630 *
                            000040C0 00000001
                                                631 SBFPFLGS GOOD EOU *
000040C0 C3C5D3C7 C2D940C6
                                                632 DC CL48'CELGBR FPC pairs 1-2'
         00000000 F8000000
                                                633 DC XL16'00000000F800000000000000F8000000'
000040F0
00004100 C3C5D3C7 C2D940C6
                                                634 DC CL48'CELGBR FPC pairs 3-4'
00004130 00000000 F8000000
                                                635 DC XL16'00000000F800000000000000F8000000'
00004140 C3C5D3C7 C2D940C6
                                                636 DC CL48'CELGBR FPC pairs 5-6
00004170
         00080000 F8000C00
                                                637 DC XL16'00080000F8000C0000080000F8000C00'
                                                638 SBFPFLGS_NUM EQU (*-SBFPFLGS_GOOD)/64
                            00000003 00000001
                                                639
                                                640 *
                            00004180 00000001
                                                641 SBFPRMO GOOD EQU *
00004180
         C3C5D3C7 C2D9404E
                                                642 DC CL48'CELGBR + result FPC modes 1-3, 7'
000041B0
         5F7FFFF 5F800000
                                                643 DC XL16'5F7FFFFF5F8000005F7FFFFF5F7FFFFF'
000041C0
         C3C5D3C7 C2D9404E
                                                644
                                                    DC CL48'CELGBR + result M3 modes 1, 3-5'
                                                645
000041F0 5F800000 5F7FFFF
                                                     DC XL16'5F8000005F7FFFFF5F8000005F7FFFFF'
00004200 C3C5D3C7 C2D9404E
                                                646 DC CL48'CELGBR + result M3 modes 6, 7'
00004230 5F800000 5F7FFFF
                                                647 DC XL16'5F8000005F7FFFF00000000000000000000
00004240 C3C5D3C7 C2D94060
                                                648 DC CL48'CELGBR - result FPC modes 1-3, 7'
00004270 5F7FFFF 5F800000
                                                649 DC XL16'5F7FFFFF5F8000005F7FFFFF5F7FFFFF'
00004280 C3C5D3C7 C2D94060
                                                650 DC CL48'CELGBR - result M3 modes 1, 3-5'
000042B0 5F800000 5F7FFFF
                                                651 DC XL16'5F8000005F7FFFF5F8000005F7FFFFF'
         C3C5D3C7 C2D94060
                                                652 DC CL48'CELGBR - result M3 modes 6, 7'
000042C0
         5F800000 5F7FFFF
                                                653 DC XL16'5F8000005F7FFFF000000000000000000000
000042F0
00004300
        C3C5D3C7 C2D94060
                                                654 DC CL48'CELGBR - result FPC modes 1-3, 7'
00004330 5F7FFFF 5F800000
                                                655 DC XL16'5F7FFFFF5F8000005F7FFFFF5F7FFFFF'
         C3C5D3C7 C2D94060
                                                656 DC CL48'CELGBR - result M3 modes 1, 3-5'
00004340
657 DC XL16'5F7FFFFF5F7FFFF5F7FFFF5F7FFFFF
                                                658 DC CL48'CELGBR - result M3 modes 6, 7'
00004380
        C3C5D3C7 C2D94060
000043B0 5F800000 5F7FFFF
                                                659 DC XL16'5F8000005F7FFFF000000000000000000000
                            00000009
                                     00000001
                                                660 SBFPRMO NUM EQU (*-SBFPRMO GOOD)/64
                                                661
                                                662 *
                            000043C0 00000001
                                                663 SBFPRMOF GOOD EQU *
                                                664 DC CL48 CELGBR + FPC modes 1-3, 7 FPCR'
000043C0 C3C5D3C7 C2D9404E
000043F0
         0000001 00000002
                                                665
                                                     DC XL16'00000001000000020000000300000007'
00004400
         C3C5D3C7 C2D9404E
                                                666
                                                     DC CL48'CELGBR + M3 modes 1, 3-5 FPCR'
         00080000 00080000
                                                     DC XL16'0008000000080000008000000080000'
00004430
                                                667
00004440
         C3C5D3C7 C2D9404E
                                                    DC CL48'CELGBR + M3 modes 6, 7 FPCR'
00004470
         00080000 00080000
                                                    DC CL48'CELGBR - FPC modes 1-3, 7 FPCR'
00004480
         C3C5D3C7 C2D94060
```

	·	J		t From Fixed (uint-64)	17 Aug 2022 12:15:44	Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00044B0	00000001 00000002			671 DC XL16'0000000100000020000000300000007'			
000044C0	C3C5D3C7 C2D94060			672 DC CL48'CELGBR - M3 modes 1, 3-5 FPCR'			
00044F0	00080000 00080000			673 DC XL16'0008000000080000008000000000000000000			
0004500 0004530				674 DC CL48'CELGBR - M3 modes 6, 7 FPCR' 675 DC XL16'0008000000000000000000000000000000000			
0004530				676 DC CL48'CELGBR - FPC modes 1-3, 7 FPCR'			
0004570				677 DC XL16'000000100000002000000300000007'			
0004580	C3C5D3C7 C2D94060			678 DC CL48'CELGBR - M3 modes 1, 3-5 FPCR'			
00045B0				679 DC XL16'0008000000080000008000000080000'			
00045C0				680 DC CL48'CELGBR - M3 modes 6, 7 FPCR'			
00045F0	00080000 00080000	00000009	00000001	681 DC XL16'0008000000080000000000000000000000000			
		0000000	00000001	683 *			
				684 *			
		00004600	00000001	685 LBFPOUT_GOOD EQU *			
0004600	C3C4D3C7 C2D94099			686 DC CL48'CDLGBR result pair 1'			
0004630				687 DC XL16'3FF0000000000003FF0000000000000'			
0004640 0004670				688 DC CL48'CDLGBR result pair 2' 689 DC XL16'400000000000000400000000000000000'			
0004670				690 DC CL48'CDLGBR result pair 3'			
00046B0				691 DC XL16'40100000000000040100000000000000'			
00046C0				692 DC CL48'CDLGBR result pair 4'			
	43EFFFFF E0000000			693 DC XL16'43EFFFFFE000000043EFFFFFE0000000'			
	C3C4D3C7 C2D94099			694 DC CL48'CDLGBR result pair 5'			
	43EFFFFF FFFFFFF C3C4D3C7 C2D94099			695 DC XL16'43EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
0004770				697 DC XL16'43F00000000000043F00000000000000			
		00000006	00000001	698 LBFPOUT_NUM EQU (*-LBFPOUT_GOOD)/64			
				699 *			
		00004700	00000001	700 *			
0004780	C3C4D3C7 C2D940C6	00004780	00000001	701 LBFPFLGS_GOOD EQU * 702 DC CL48'CDLGBR FPC pairs 1-2'			
	00000000 F8000000			703 DC XL16'0000000F80000000000000F8000000'			
	C3C4D3C7 C2D940C6			704 DC CL48'CDLGBR FPC pairs 3-4'			
	00000000 F8000000			705 DC XL16'00000000F800000000000000F8000000'			
	C3C4D3C7 C2D940C6			706 DC CL48'CDLGBR FPC pairs 5-6'			
0004830	00000000 F8000000	0000000	00000001	707 DC XL16'0000000F80000000080000F8000C00'			
		00000003	00000001	708 LBFPFLGS_NUM EQU (*-LBFPFLGS_GOOD)/64 709 *			
				710 *			
		00004840	00000001	711 LBFPRMO_GOOD EQU *			
	C3C4D3C7 C2D9404E			712 DC CL48'CDLGBR + FPC modes 1, 2'			
	43EFFFFF FFFFFFF			713 DC XL16'43EFFFFFFFFFFFF43F00000000000000'			
	C3C4D3C7 C2D9404E 43EFFFFF FFFFFFF			714 DC CL48'CDLGBR + FPC modes 3, 7' 715 DC XL16'43EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
	C3C4D3C7 C2D9404E			716 DC CL48'CDLGBR + M3 modes 1, 3'			
	43F00000 00000000			717 DC XL16'43F00000000000043EFFFFFFFFFFF			
0004900	C3C4D3C7 C2D9404E			718 DC CL48'CDLGBR + M3 modes 4, 5'			
	43F00000 00000000			719 DC XL16'43F00000000000043EFFFFFFFFFFF			
	C3C4D3C7 C2D9404E			720 DC CL48'CDLGBR + M3 modes 6, 7'			
	43F00000 00000000 C3C4D3C7 C2D94060			721 DC XL16'43F000000000000043EFFFFFFFFFFFFFFFFFFFFF			
	43EFFFFF FFFFFFF			722 DC CL48 CDLGBR - FFC modes 1, 2 723 DC XL16'43EFFFFFFFFFFFFFF43F00000000000000'			
	C3C4D3C7 C2D94060			724 DC CL48'CDLGBR - FPC modes 3, 7'			
00049F0	43EFFFFF FFFFFFF			725 DC XL16'43EFFFFFFFFFFFFF43EFFFFFFFFFFFFFFF			
0004A00	C3C4D3C7 C2D94060			726 DC CL48'CDLGBR - M3 modes 1, 3'			

```
ASMA Ver. 0.2.1 bfp-009-cvtfrlog64: Test IEEE Cvt From Fixed (uint-64)
                                                                                   17 Aug 2022 12:15:44 Page
                                                                                                             18
 LOC
          OBJECT CODE
                          ADDR1
                                  ADDR2
                                         STMT
00004A30
        43F00000 00000000
                                          727 DC XL16'43F000000000000043EFFFFFFFFFFFF'
00004A40
        C3C4D3C7 C2D94060
                                          728 DC CL48'CDLGBR - M3 modes 4, 5'
                                          729 DC XL16'43F00000000000043EFFFFFFFFFFFF'
00004A70 43F00000 00000000
00004A80
        C3C4D3C7 C2D94060
                                          730 DC CL48'CDLGBR - M3 modes 6, 7'
                                         731 DC XL16'43F00000000000043EFFFFFFFFFFFF'
00004AB0 43F00000 00000000
00004AC0 C3C4D3C7 C2D94060
                                         732 DC CL48'CDLGBR - FPC modes 1, 2'
00004AF0 43EFFFFF FFFFFFF
                                         733 DC XL16'43EFFFFFFFFFFFFF43F00000000000000000
                                         734 DC CL48'CDLGBR - FPC modes 3, 7'
00004B00 C3C4D3C7 C2D94060
                                         735 DC XL16'43EFFFFFFFFFFFFF43EFFFFFFFFFFFFF
00004B30 43EFFFFF FFFFFFF
00004B40 C3C4D3C7 C2D94060
                                         736 DC CL48'CDLGBR - M3 modes 1, 3'
       43EFFFFF FFFFFFF
                                          00004B70
00004B80
        C3C4D3C7 C2D94060
                                          738 DC CL48'CDLGBR - M3 modes 4, 5'
                                          00004BB0 43EFFFFF FFFFFFF
                                          740 DC CL48'CDLGBR - M3 modes 6, 7'
00004BC0 C3C4D3C7 C2D94060
00004BF0 43F00000 00000000
                                          741 DC XL16'43F000000000000043EFFFFFFFFFFFF
                                          742 LBFPRMO_NUM EQU (*-LBFPRMO_GOOD)/64
                         0000000F
                                 00000001
                                          743 *
                                          744 *
                                          745 LBFPRMOF_GOOD EQU *
                         00004C00 00000001
00004C00 C3C4D3C7 C2D9404E
                                          746 DC CL48'CDLGBR + FPC modes 1-3, 7 FPCR'
        00000001 00000002
                                          747 DC XL16'0000000100000020000000300000007'
00004C30
00004C40 C3C4D3C7 C2D9404E
                                          748 DC CL48'CDLGBR + M3 modes 1, 3-5 FPCR'
                                          749
                                              DC XL16'0008000000080000008000000080000'
00004C70
        00080000 00080000
00004C80 C3C4D3C7 C2D9404E
                                          750 DC CL48'CDLGBR + M3 modes 6, 7 FPCR'
        00080000 00080000
                                          00004CB0
00004CC0
        C3C4D3C7 C2D94060
                                          752 DC CL48'CDLGBR - FPC modes 1-3, 7 FPCR'
00004CF0
        00000001 00000002
                                          753 DC XL16'0000000100000020000000300000007'
00004D00 C3C4D3C7 C2D94060
                                         754 DC CL48'CDLGBR - M3 modes 1, 3-5 FPCR'
                                          755 DC XL16'00080000000800000080000000800000'
00004D30
        00080000 00080000
        C3C4D3C7 C2D94060
                                          756 DC CL48'CDLGBR - M3 modes 6, 7 FPCR'
00004D40
                                          00004D70
        00080000 00080000
00004D80 C3C4D3C7 C2D94060
                                          758 DC CL48'CDLGBR - FPC modes 1-3, 7 FPCR'
00004DB0 00000001 00000002
                                          759 DC XL16'00000001000000020000000300000007'
                                          760 DC CL48'CDLGBR - M3 modes 1, 3-5 FPCR'
        C3C4D3C7 C2D94060
00004DC0
00004DF0 00080000 00080000
                                          761 DC XL16'0008000000080000008000000080000'
00004E00 C3C4D3C7 C2D94060
                                          762 DC CL48'CDLGBR - M3 modes 6, 7 FPCR'
00004E30 00080000 00080000
                                          00000009 00000001
                                          764 LBFPRMOF_NUM EQU (*-LBFPRMOF_GOOD)/64
                                          765
                                          766 *
                                          767 XBFPOUT GOOD EQU *
                         00004E40 00000001
00004E40 C3E7D3C7 C2D94099
                                          768 DC CL48'CXLGBR result 1a'
                                          00004E70 3FFF0000 00000000
00004E80 C3E7D3C7 C2D94099
                                          770 DC CL48'CXLGBR result 1b'
                                          771
                                              00004EB0
        3FFF0000 00000000
00004EC0
        C3E7D3C7 C2D94099
                                          772 DC CL48'CXLGBR result 2a'
        4000000 00000000
                                          00004EF0
00004F00
        C3E7D3C7 C2D94099
                                          774 DC CL48'CXLGBR result 2b'
                                          00004F30
        4000000 00000000
        C3E7D3C7 C2D94099
                                          776 DC CL48'CXLGBR result 3a'
00004F40
                                          777
00004F70
        40010000 00000000
                                              00004F80
        C3E7D3C7 C2D94099
                                          778
                                              DC CL48'CXLGBR result 3b'
        40010000 00000000
                                          779
                                              00004FB0
       C3E7D3C7 C2D94099
                                          780 DC CL48'CXLGBR result 4a'
00004FC0
                                          00004FF0 403EFFFF FE000000
00005000
       C3E7D3C7 C2D94099
                                          782 DC CL48'CXLGBR result 4b'
```

	•	rtiliogo4. le		•			
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				880 *****	*****	******	***********
				881 *			e failure
				882 ******	*****	******	************
00052DA	9005 C250		00005450	884 VERIFAIL	STM	R0,R5,SAVER0R5	Save registers
00052DE	92FF C278		00005478	885	MVI		Remember verification failure
				886 * 887 **	First	, show them the o	description
				888 *			
00052E2	D22F C1E0 5000	000053E0	00000000	889	MVC	<pre>FAILDESC,0(R5)</pre>	Save results/test description
	4100 0044		00000044	890	LA	R0,L'FAILMSG1	R0 <== length of message
	4110 C1CC		000053CC	891	LA	R1,FAILMSG1	R1> the message text itself
00052F0	4520 C27A		0000547A	892 893 *	BAL	R2,MSG	Go display this message
				894 **	Save	address of actua	l and expected results
0005354	F040 C24C		00005446	895 *	СТ	D4 AACTUAL	
00052F4			0000544C	896	ST	R4,AACTUAL	Save A(actual results)
	4150 5030 5050 C248		00000030 00005448	897 898	LA ST	R5,48(,R5)	R5 ==> expected results
OUUSZFC	JUJU (248		<b>99993448</b>	899 *	31	R5,AEXPECT	Save A(expected results)
				900 **	Forma	t and show them t	the EXPECTED ("Want") results
				901 *			
0005300	D205 C210 C3A8	00005410		902	MVC	WANTGOT,=CL6'War	
	F384 C216 C248	00005416		903			DR+1),AEXPECT(L'AEXPECT+1)
	9240 C21E	00005446	0000541E	904	MVI	BLANKEQ,C' '	n
00005310	DC07 C216 C178	00005416	00005378	905	TR	FAILADR, HEXTRTAI	В
0005316	F384 C221 5000	00005421	00000000	907	UNPK	FAILVALS+(0*9)(9	9),(0*4)(5,R5)
000531C			00005429	908	MVI		
0005320	DC07 C221 C178	00005421	00005378	909	TR	FAILVALS+(0*9)(8	8),HEXTRTAB
0005326	F384 C22A 5004	0000542A	00000004	911	UNPK	FAILVALS+(1*9)(9	9),(1*4)(5,R5)
000532C			00005432	912	MVI	FAILVALS+(1*9)+8	8,Ć`' '``
0005330	DC07 C22A C178	0000542A	00005378	913	TR	FAILVALS+(1*9)(8	
0005336	F384 C233 5008	00005433	00000008	915	UNPK	FAILVALS+(2*9)(9	9),(2*4)(5,R5)
000533C			0000543B	916	MVI	FAILVALS+(2*9)+8	8,C'''
00005340	DC07 C233 C178	00005433	00005378	917	TR	FAILVALS+(2*9)(8	8),HEXTRTAB
0005346	F384 C23C 500C	0000543C	0000000C	919	UNPK	FAILVALS+(3*9)(9	9),(3*4)(5,R5)
000534C			00005444	920	MVI	FAILVALS+(3*9)+8	8,Ć`''``
	DC07 C23C C178	0000543C		921	TR	FAILVALS+(3*9)(8	
0005350							
	4100 0035		00000035	923	LA	R0.L'FAILMSG2	R0 <== length of message
00005350 00005356 0000535A	4100 0035 4110 C210		00000035 00005410	923 924	LA LA	R0,L'FAILMSG2 R1,FAILMSG2	<pre>R0 &lt;== length of message R1&gt; the message text itself</pre>

407E40

00005421 88888888 88888888

40404040 4040

C1C1C1C1 C1C1C1C1

ASMA Ver. 0.2.1 bfp-009-cvtfrlog64: Test IEEE Cvt From Fixed (uint-64)

ADDR1

00005410

00005416

00005416

00005421

00005421

0000542A

00005433

00005433

0000543C

0000542A 00000004

0000543C 0000000C

ADDR2

000055AE

0000544C

0000541E

00005378

00000000

00005429

00005378

00005432

00005378

8000000

0000543B

00005378

00005444

00005378

00000035

00005410

0000547A

00005450

000052CE

**STMT** 

927 \* 928 \*\*

929 \*

MVC

MVI

TR

UNPK

UNPK

UNPK

MVI

MVI

TR

MVI

TR

LA

LA

LM

DC

BAL

TR

MVI

TR

WANTGOT, = CL6 'Got: '

FAILVALS+(0\*9)+8,C'

FAILVALS+(2\*9)+8,C' '

R0, L'FAILMSG2

R0,R5,SAVER0R5

R1, FAILMSG2

R2,MSG

0CL68

0CL53

VERINEXT

BLANKEO,C' '

FAILADR, HEXTRTAB

930

931

932

933

935

936

937

939

940

941

943 944

945

947

948

949

951

952

953

955

956

959

CL48'(description)' 960 FAILDESC DC

CL6' ' CL8'AAAAAAA' 964 FAILADR DC

CL3' = '965 BLANKEQ DC 966 FAILVALS DC

F'0' ==> Expected ("Want") results 968 AEXPECT DC

00005448 00000000 ==> Actual ("Got") results F'0' 0000544C 00000000 969 AACTUAL DC 0000000 00000000 00005450 970 SAVEROR5 DC 6F'0' Registers R0 - R5 save area CL16'0123456789ABCDEF' 00005468 F0F1F2F3 F4F5F6F7 971 CHARHEX DC

958 FAILMSG1 DS

962 FAILMSG2 DS

963 WANTGOT DC

972 HEXTRTAB EOU CHARHEX-X'F0' 00005378 00000010

Hexadecimal translation table 973 FAILFLAG DC X'00' FF = Fail, 00 = Success

00005478 00

LOC

00005362

0000536E 9240 C21E

0000538E 9240 C232

000053BC 4110 C210

000053C8 47F0 C0CE

00005372 DC07 C216 C178

00005392 DC07 C22A C178

00005368

00005378

0000537E 00005382

00005388

00005398

0000539E

000053A2

000053A8

000053B2

000053AE

000053B8

000053C0

000053C4

00005410

00005410

00005416

0000541E

OBJECT CODE

D205 C210 C3AE

F384 C216 C24C

F384 C221 4000

DC07 C221 C178

F384 C22A 4004

F384 C233 4008

DC07 C233 C178

F384 C23C 400C

DC07 C23C C178

9240 C229

9240 C23B

9240 C244

4100 0035

4520 C27A

9805 C250

ASMA Ver.	0.2.1 bfp-009-cvtf	rlog64: Te	st IEEE Cv	t From F	ixed (uint-	64)	17 Aug 2022 12:15:44 Page 24
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				976 *	Issu	e HERCULES MESSAGE po	**************************************
0000547A	4900 C3A4		000055A4	979 MS(	G CH	R0,=H'0'	Do we even HAVE a message?
0000547E	07D2			980	BNHR		No, ignore
00005480	9002 C2B0		000054B0	982	STM	R0,R2,MSGSAVE	Save registers
00005484 00005488	4900 C3A6 47D0 C290		000055A6 00005490	984 985	CH BNH	R0,=AL2(L'MSGMSG) MSGOK	Message length within limits? Yes, continue
0000548C	4100 005F		0000005F	986	LA	R0,L'MSGMSG	No, set to maximum
00005490	1820			988 MS(		R2,R0	Copy length to work register
00005492 00005494	0620 4420 C2BC		000054BC	989 990	BCTR EX	R2,0 R2,MSGMVC	Minus-1 for execute Copy message to O/P buffer
00005498 0000549C	4120 200A 4110 C2C2		0000000A 000054C2	992 993	LA LA	R2,1+L'MSGCMD(,R2) R1,MSGCMD	Calculate true command length Point to true command
000054A0 000054A4 000054A8	83120008 4780 C2AA 0000		000054AA	995 996 997	DC BZ DC	X'83',X'12',X'0008' MSGRET H'0'	Issue Hercules Diagnose X'008' Return if successful CRASH for debugging purposes
000054AA 000054AE	9802 C2B0 07F2		000054B0	999 MS( 1000	GRET LM BR	R0,R2,MSGSAVE R2	Restore registers Return to caller
	00000000 00000000 D200 C2CB 1000	000054CB	00000000	1002 MS0 1003 MS0	GSAVE DC GMVC MVC	3F'0' MSGMSG(0),0(R1)	Registers save area Executed instruction
000054C2 000054CB	D4E2C7D5 D6C8405C 40404040 40404040			1005 MS0 1006 MS0		C'MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

MA Ver.	0.2.1 bfp-009-cv	rtfrlog64: T	est IEEE C	ivt From Fix	xed (uint-6	(4)	17 Aug 2022 12:15:44	Page	26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0055A4	0000			1059 1060	END	=H'0'			
0055A4 0055A6	0000 005F			1061		=n 0 -Al2(I'MSGMSG)			
0055A0	E68195A3 7A40			1062		=AL2(L'MSGMSG) =CL6'Want: '			
0055AE	C796A37A 4040			1063		=CL6'Got: '			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
ACTUAL	F	00544C	4	969	896	931												
XPECT	F	005448			898	903												
			4	968														
ELPERS	A	00027C	4	192	182	224												
PCVTFL	J	000000	21940	108	004	000												
ANKEQ	C	00541E	3	965	904	932												
LGBR	I	00045C	4	401	210													
LGBRA	I	0004A0	4	442	212													
LGBR	I	000344	4	280	205													
LGBRA	I	000388	4	321	207													
ARHEX	С	005468	16	971	972													
LR0	Ē	0002E8	4	234	200	201	202											
LGBR	Ť	000574	4	522	215													
TDS	Ė	000374	4	256	214													
IL	<u>'</u>	000314		190	864													
	1		4			OAE	021	022										
ILADR	C	005416	8	964	903	905	931	933										
ILDESC	Ĺ	0053E0	48	960	889	00-												
ILFLAG	X	005478	1	973	862	885												
ILMSG1	С	0053CC	68	958	890	891												
ILMSG2	С	005410	53	962	923	924	951	952										
ILPSW	Χ	0002D8	8	232	190													
ILVALS	С	005421	36	966	907	908	909	911	912	913	915	916	917	919	920	921	935	936
					937	939	940	941	943	944	945	947	948	949				
CREGNT	Χ	0002EC	4	235	287	331	337	343	349	355	360	365	370	375	380	408	452	458
CICLOIVI	Λ	000210		233	464	470	476	481	486	491	496	501	529	575	500	700	772	770
CREGTR	V	0002F0	1	236	292	413	535	401	400	491	490	201	323					
	X		4		292	413	222											
RØ	U	000000	1	129														
R1	U	000001	1	130														
R10	U	00000A	1	139	532	538												
R11	U	00000B	1	140														
R12	U	00000C	1	141														
'R13	U	00000D	1	142														
R14	U	00000E	1	143														
R15	Ū	00000F	1	144														
R2	ij	000002	1	131														
R3	ij	000002	1	132														
	- 11																	
R4	U	000004	1	133														
PR5	U	000005	1	134														
R6	U	000006	1	135														
PR7	U	000007	1	136			_	_	_	_	_	_	_	_	_	_		_
R8	U	000008	1	137	288	289	293	294	333	334	339	340	345	346	351	352	356	357
					361	362	366	367	371	372	376	377	381	382	409	410	414	415
					454	455	460	461	466	467	472	473	477	478	482	483	487	488
					492	493	497	498	502	503	530	531	536	537				
R9	U	000009	1	138	_	_		-										
ODPSW	X	0002C8	8	231	228													
LPERS	H	005200	2	804	147	192												
XTRTAB	U	005378		972	813	817	821	825	<b>0</b> 20	905	909	913	017	021	933	937	941	015
VIVIAD	U	0000/6	16	3/L		ο1/	OZI	025	829	202	צטכ	212	917	921	223	J J /	<b>941</b>	945
ACE		000000	24040	_	949													
AGE	1	000000	21940	0														
TCOUNT	U	000030	1	566	245	251	257											
TIN	D	0005C0	8	558	566	246	252	258										
FPFLGS	U	002100	1	602	254	1037												
FPFLGS GOOD	U	004780	1	701	708	1038												
	Ü	000003	1	708	1039													
FPFI (3 \ NIIIM																		
FPFLGS_NUM FPOUT	Ü	002000	1	600	253	1033												

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
BFPOUT NUM	U	000006	1	698	1035													
BFPRMO	Ü	002200	1	604	269	1041												
BFPRMOF	U	002700	1	606	270	1045												
BFPRMOF_GOOD	U	004C00	1	745	764	1046												
BFPRMOF_NUM	U	000009	1	764	1047													
BFPRMO_GOOD	U	004840	1	711	742	1042												
BFPRMO NUM	U	00000F	1	742	1043													
INTRMCT	Ū	000018	1	581	267													
INTRMIN	X	000608	8	578	581	268												
ONGS	Ē	000304	4	250	209	200												
	г Т					903	025	0.53										
SG	Ţ	00547A	4	979	833	892	925	953										
SGCMD	C	0054C2	9	1005	992	993												
SGMSG	C	0054CB	95	1006	986	1003	984											
SGMVC	I	0054BC	6	1003	990													
SGOK	I	005490	2	988	985													
SGRET	Ť	0054AA	4	999	996													
SGSAVE	Ė	0054B0	4	1002	982	999												
	Г		4															
CINTCD	H	00008E	2	160	177	811												
CNOTDTA	1	00020C	4	181	178													
COLDPSW	U	000150	1	162	179	815	819	823	827									
GMCK	Н	005200	2	810	183													
GMCOMMA	C	005276	1	840	812													
GMPSW	Č	00527C	36	842	815	816	817	819	820	821	823	824	825	827	828	829		
ROGCHK	Н	000200	2	176	168	010	017	010	020	021	023	024	023	027	020	023		
	П					013												
ROGCODE	C	005272	4	839	811	813												
ROGMSG	С	00525E	66	837	831	832												
ROGPSW	D	000228	8	189	188													
0	U	000000	1	110	181	184	200	202	831	884	890	923	951	955	979	982	984	986
					988	999												
1	U	000001	1	111	286	288	293	327	333	339	345	351	356	361	366	371	376	381
-	Ŭ	000001	_		407	409	414	448	454	460	466	472	477	482	487	492	497	502
																	477	302
10		000004		420	528	530	536	832	853	857	859	891	924	952	993	1003	442	F 2 2
10	U	A0000A	1	120	204	206	209	211	214	280	283	321	324	401	402	442	443	522
					523													
11	U	00000B	1	121														
12	U	00000C	1	122	147	182	224	284	299	325	388	405	420	446	509	526	543	
13	Ū	0000D	1	123	183	205	207	210	212	215	225	282	300	323	389	404	421	445
-3	Ŭ	00000	_	123	510	525	544	835	863	213	223	202	300	323	303			
14	11	00000E	1	124	186				005									
	U		1			187	226	227										
15	U	00000F	1	125	146	181	184											
2	U	000002	1	112	280	281	299	321	322	388	401	403	420	442	444	509	522	524
					543	833	854	860	892	925	953	980	982	988	989	990	992	999
					1000													
3	U	000003	1	113	280	286	296	321	327	385	401	407	417	442	448	506	522	528
-		110000	_		540	855	860	J = <b>1</b>	,			,				300		
4	U	000004	1	114	857	872	874	896	025	939	943	017						
4			1						935			947	015	010	0			
5	U	000005	1	115	872	875	884	889	897	898	907	911	915	919	955			
6	U	000006	1	116	857	876												
7	U	000007	1	117	283	289	294	297	324	334	340	346	352	357	362	367	372	377
					382	386	402	410	415	418	443	455	461	467	473	478	483	488
					493	498	503	507	523	531	532	537	538	541	858	878		
8	U	000008	1	118	283	290	295	298	324	335	341	347	353	358	363	368	373	378
o .	U	000000	1	110														
					383	387	402	411	416	419	443	456	462	468	474	479	484	489
					101	499	504	508	523	533	539	542	870	876				
					494	400	JU-	500	525	555	555	J-72	070	070				
9	U	000009	1	119	434	400	304	300	323	333	333	542	070	070				

SMA Ver. 0.2.1 bfp-009-cvtfrlog64: Test IEEE Cvt From Fixed (uint-64)	17 Aug 2022 12:15:44 Page
ACRO DEFN REFERENCES	
o defined macros	

