SMA Ver.	0.2.0			CLCL Unaligned	Buffers Test		28 Apr 2019 1	3:26:42 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				52 ******	*****	******	*******	*****	
				53 *					
				54 * 55 *	EXA	MPLE RUNTEST TES	CASE		
				56 * 57 *					
				58 *	*Testcase	CLCL Unaligned B	ıffers Test		
				59 * 60 *	mainsize numcpu	2			
				61 *	sysclear archlvl				
				62 * 63 *	loadcore	390 "\$(testpath)/C	.CL.core"		
				64 * 65 *	runtest *Done	0.1			
				66 *	Done				
				67 * 68 ******	******	******	*******	*****	

ASMA Ver.	0.2.0			CLCL Unaligne	d Buffers Test	28 Apr 2019	13:26:42	Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				70 3451	PRINT OFF PRINT ON				
				3453 ******* 3454 *	**************************************	******	**********	****	
				3457	ARCHLVL ZARCH=NO, MNOTE=NO				
				3459+\$AL 3460+\$ALR	OPSYN AL OPSYN ALR				
				3461+\$B 3462+\$BAS	OPSYN BAS				
				3463+\$BASR 3464+\$BC 3465+\$BCTR	OPSYN BASR OPSYN BC OPSYN BCTR				
				3466+\$BE 3467+\$BH	OPSYN BE OPSYN BH				
				3468+\$BL 3469+\$BM 3470+\$BNE	OPSYN BL OPSYN BM OPSYN BNE				
				3470+\$BNH 3471+\$BNH 3472+\$BNL	OPSYN BNE OPSYN BNH OPSYN BNL				
				3473+\$BNM 3474+\$BNO	OPSYN BNM OPSYN BNO				
				3475+\$BNP 3476+\$BNZ 3477+\$BO	OPSYN BNP OPSYN BNZ OPSYN BO				
				3477+3B0 3478+\$BP 3479+\$BXLE	OPSYN BP OPSYN BXLE				
				3480+\$BZ 3481+\$CH	OPSYN BZ OPSYN CH				
				3482+\$L 3483+\$LH 3484+\$LM	OPSYN L OPSYN LH OPSYN LM				
				3485+\$LPSW 3486+\$LR	OPSYN LPSW OPSYN LR				
				3487+\$LTR 3488+\$NR 3489+\$SL	OPSYN LTR OPSYN NR OPSYN SL				
				3490+\$SLR 3491+\$SR	OPSYN SL OPSYN SLR OPSYN SR				
				3492+\$ST 3493+\$STM	OPSYN ST OPSYN STM				
				3494+\$X 3495+\$AHI 3496+\$B	OPSYN X OPSYN AHI OPSYN J				
				3497+\$BC 3498+\$BE	OPSYN J OPSYN JE				
				3499+\$BH 3500+\$BL	OPSYN JH OPSYN JL				
				3501+\$BM 3502+\$BNE	OPSYN JM OPSYN JNE				

SMA Ver.	0.2.0			CLCL Unaligned Buffers Test 28 Apr 2019 13:26:42 Page							
		10001	45556		20p. 2019 13.20.72 1 ugc						
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				3503+\$BNH OPSYN JNH							
				3504+\$BNL OPSYN JNL 3505+\$BNM OPSYN JNM							
				3506+\$BNO OPSYN JNO							
				3507+\$BNP OPSYN JNP 3508+\$BNZ OPSYN JNZ							
				3509+\$BO OPSYN JO 3510+\$BP OPSYN JP							
				3511+\$BXLE OPSYN JXLE							
				3512+\$BZ OPSYN JZ 3513+\$CHI OPSYN CHI							
				5515. \$C.11 015111 C111							

LOC OBJECT CODE ADDR1 ADDR2 STMT 3515 ***********************************	
3516 * Initiate the CLCL CSECT in the CODE region 3517 * with the location counter at 0 3518 ************************************	
3520 CLCL ASALOAD REGION=CODE 00000000 000A0000 00000008 3521+CLCL START 0,CODE 00000008 000A0000 00000018 3524+ ORG CLCL+X'058' 00000060 000A0000 00000018 3526+ PSW 0,0,2,0,X'018' 64-bit External ISR Trap New 00000060 000A0000 00000020 3527+ PSW 0,0,2,0,X'020' 64-bit Supervisor Call ISR Trap New 00000068 000A0000 00000028 3528+ PSW 0,0,2,0,X'028' 64-bit Program ISR Trap New PO0000070 000A0000 00000030 3529+ PSW 0,0,2,0,X'030' 64-bit Machine Check Trap New	PSW ap New PSW SW
00000078 000A0000 00000038 3530+ PSW 0,0,2,0,X'038' 64-bit Input/Output Trap New 00000080 00000080 3531+ ORG CLCL+512	
3533 **********************************	
3537 ASAIPL IA=BEGIN 00000000 00081031 3538+CLCL CSECT 00000200 00000000 3539+ ORG CLCL 00000000 00080000 00000200 3540+ PSW 0,0,0,0,BEGIN,24 00000008 00000000 3541+ ORG CLCL+512 Reset CSECT to end of assigned s	torage area
3544 ***********************************	
3548 * Architecture Mode: ESA/390 3549 * 3550 * Addressing Mode: 31-bit 3551 *	
3552 * Register Usage: R12 - R13 Base registers 3553 * R0 - R1 CLCL Operand-1 3554 * R14 - R15 CLCL Operand-2 3555 * R2 - R11 Work registers 3556 * 3557 ***********************************	****
00000200 00000200 3559 USING BEGIN,R12 FIRST Base Register 00000200 00001200 3560 USING BEGIN+4096,R13 SECOND Base Register	
00000200 05C0 3562 BEGIN BALR R12,0 Initalize FIRST base register 00000202 06C0 3563 BCTR R12,0 Initalize FIRST base register 00000204 06C0 3564 BCTR R12,0 Initalize FIRST base register	
00000206 41D0 C800 00000800 3566 LA R13,2048(,R12) Initalize SECOND base register 0000020A 41D0 D800 00000800 3567 LA R13,2048(,R13) Initalize SECOND base register	

ASMA Ver.	0.2.0			CLCL	Unaligned	d Buffe	ers Test				28 A	Apr 2	019 13	:26:42	Page	6
		40004	40000												- 0 -	-
LOC	OBJECT CODE	ADDR1	ADDR2	STMT												
				3570	*	Compar	********** re DATA1 and ******	DATA2	one B	UFFSI	ZE at	a ti	me			
				3573	*			R4	R5	R6	R7	7	R8	R	9	
0000020E	9849 C088		00000288	3574		LM	R4,R9,=A(BU	JFFER1,	DATA1,	BUFFE	R2,DAT	ГА2,В	UFFSIZI	E,DATA:	SIZE)	
00000212	1598			3576		CLR	R9,R8		DATASI	ZE gr	eater	than	BUFFS	IZE?		
00000214	47B0 C01A		0000021A	3577		BNL	CHŃKLOOP		Yes, g	et st	arted.					
00000218	1889			3578		LR	R8,R9		No, on	ly co	mpare	howe	ver mu	ch we	have!	
				3580	*	F	ill buffers	with	next c	hunk	of dat	ta				
0000021A					CHNKLOOP	LR	R0,R4		RØ>							
0000021C				3583		LR	R2,R5		R2>							
0000021E	1818			3584		LR	R1,R8		R1 <==							
00000220 00000222				3585 3586		LR MVCL	R3,R8 R0,R2		R3 <==			l /	next I	DATA1	chunk	
00000222	0102					MVCL			, ,			L \	HEXT I	DATAL	CHUIIK	
00000224				3588		LR	R0,R6		R0>							
00000226				3589		LR	R2,R7		R2>							
00000228				3590		LR	R1,R8		R1 <==							
0000022A 0000022C				3591 3592		LR MVCL	R3,R8 R0,R2		R3 <== Copy i) /	nevt 1	DATA2	chunk	
00000220	0102			3332		MVCL	NO, NZ		сору 1	iico b	OII LIKZ	2 \	IICAL I	DATAL	CHUIIK	
				3594	*		Prepar	re for	CLCL	•						
0000022E	1804			3596		LR	R0,R4		RØ	> BUF	FER1					
00000230	18E6			3597		LR	R14,R6		R14							
00000232				3598		LR	R1,R8		R1 <=							
00000234	18F8			3599		LR	R15,R8		R15 <=	= ROF	FSIZE					
				3601	*		Compare	the tw	vo buff	ers						
00000236	0E0E			3603	CONTINUE	CLCL	R0,R14		Compar	e BUF	FER1 w	vith	BUFFER	2		
	4780 C056		00000256			BE	NXTCHUNK		Equal:							
				3606	*	Ine	equality fou	ınd: VE	RIFY I	TS AC	CURACY	/ !				
0000023C				3608		LR	R10,R0	(54.4)	R10	> Sup	posed	uneq	ual by	te		
	D500 A000 E000	0000000	00000000			CLC	0(1,R10),0((R14)	Valid	inequ	ality:	י ר כר	CL DIIC	I EAT	1 1	
00000244	4780 C078		00000278	2010		BE	FAILURE		Bogus	Thequ	аттсу!	: CL	CL BUG	: FAI	L!	
				3612		CLO	CL was corre	ect. C	Get pas	t ine	qualit	ty				
				3613		and	d finish com	nparing	g the b	uffer	data	if				
				3614 3615			ere is any d at we haven'					ıtter				
00000015	4400 0040		0000000													
	4A00 C0A0		000002A0			AH	R0,=H'1'		Get pa	st un	equal	byte				
00000240	4AE0 C0A0 0610		000002A0	3618 3619		AH RCTR	R14,=H'1' R1,0		Get pa Get pa							
	46F0 C036		00000236			BCT	R15,CONTINU	JE	Go fin					es rem	ain	
300000				2220			, 20 2110		33 . 211		 .	~				

ASMA Ver.	0.2.0			CLCL Unaligne	d Buff	ers Test	28 Apr 2019 13:26:42 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3622 *	Go	on to next chunk	of data if there is one.
00000256	1E58			3624 NXTCHUNK	ΛIR	R5,R8	R5> Next DATA1 chunk
00000258	1E78			3625 NATERIONS	ALR	R7, R8	R7> Next DATA1 chunk
0000025A	1898			3627	SR	R9,R8	Decrement DATA bytes remaining
0000025A	4780 C06A		0000026A	3628	BZ	SUCCESS	None: We're done
00000260	4720 C01A		0000021A	3629	BP	CHNKLOOP	Lots: Go compare next chunk
00000264 00000266	1089 47F0 C01A		0000021A	3630 3631	LPR B	R8,R9 CHNKLOOP	<pre>Some: Make R8 <== positive remaining Go compare final chunk</pre>


ASMA Ver.	0.2.0			CLCL Unaligned Buffers	s Test	28 Apr 2019 13:26:42 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3633 **********************************	completion or Ahnorm	**************************************	
	8200 C070 000A0000 00000000		00000270	3639+SUCCESS DS 01	H WAT0008	Normal completion	
	8200 C080 000A0000 00010BAD		00000280	3644+FAILURE DS 0	H WAT0009	Abnormal termination	

	2019 13:26:42 Page 9
LOC OBJECT CODE ADDR1 ADDR2 STMT	
3648 ************************************	
3651 * 3652 * The specific bug that was reported:	
3653 * 3654 * 4DE 787FE B54 87F46 B54 3655 * 4DF 787FF B53 87F47 B53	
3656 * 3657 * F32 79252 100 8899A 100 (BOGUS!) 3658 *	
3659 * FEA 7930A 048 88A52 048 3660 * FEB 7930B 047 88A53 047 3661 * 3662 ***********************************	*****
00000288 3664 LTORG , Literals pool 00000288 00020320 00060000 3665 =A(BUFFER1,DATA1,BUFFER2,DATA2,BUFFS) 000002A0 0001 3666 =H'1'	IZE,DATASIZE)
00002000 00000001 3668 BUFFSIZE EQU (8*1024) 00001032 00000001 3669 DATASIZE EQU X'1032'	
00000320 00000001 3671 BUFF10FF EQU X'320' 00000A68 00000001 3672 BUFF20FF EQU X'A68'	
000002A2 000002A2 00020320 3674 ORG CLCL+(1*(128*1024))+BUFF10FF 00020320 00000000 00000000 3675 BUFFER1 DC (BUFFSIZE/8)XL8'00'	
00022320 00040A68 3677 ORG CLCL+(2*(128*1024))+BUFF20FF 00040A68 00000000 00000000 3678 BUFFER2 DC (BUFFSIZE/8)XL8'00'	
00042A68 00060000 3680 ORG CLCL+(3*(128*1024)) X'60000' 00060000 00000000 00000000 3681 DATA1 DC (DATASIZE)X'00' X'60000'	
00061032 00061032 00080000 3683 ORG CLCL+(4*(128*1024)) X'80000' 00080000 00000000 00000000 3684 DATA2 DC (DATASIZE)X'00' X'80000'	
00081032 00081032 000804DE 3686 ORG DATA2+X'04DE' 000804DE FF 3687 DC X'FF'	
000804DF 000804DF 000804DF 3689 ORG DATA2+X'04DF' 000804DF FF 3690 DC X'FF'	
000804E0 00080FEA 3692 ORG DATA2+X'0FEA' 00080FEA FF 3693 DC X'FF'	
00080FEB 00080FEB 3695 ORG DATA2+X'0FEB' 00080FEB FF 3696 DC X'FF'	
00080FEC 00081032 3698 ORG DATA2+DATASIZE	

ASMA Ver.	0.2.0			CLCL Una	ligned Buf	fers Test			28 Apr 2	019 13:26	:42	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT									
				3700 *** 3701 * 3702 ***	********* Regi ******	********** ster equates ******	*********	******* ****	******	*******			
		0000000 0000001 00000002 00000003 00000004 00000005 00000006 00000007 00000008 00000009	0000001 0000001 0000001 0000001 0000001 000000	3705 R1 3706 R2 3707 R3 3708 R4 3709 R5 3710 R6 3711 R7 3712 R8 3713 R9	EQU EQU EQU EQU EQU EQU EQU EQU EQU	0 1 2 3 4 5 6 7 8 9							
		0000000D 0000000E	00000001 00000001 00000001 00000001	3715 R11 3716 R12 3717 R13 3718 R14	EQU EQU EQU EQU	11 12 13 14 15							
				3721	END								

ASMA Ver. 0.2.0					CL	CL Una	ligned	Buffe	rs Tes	t				28 Apr	2019	13:26:42	Page	11
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
BEGIN BUFF10FF	I U	000200 000320	2 1	3562 3671	3540 3674	3559	3560											
BUFF20FF BUFFER1	U X	000A68 020320	1 8	3672 3675	3677 3574													
UFFER2 UFFSIZE HNKLOOP	X U T	040A68 002000 00021A	8 1 2	3678 3668 3582	3574 3675 3577	3678 3629	3574 3631											
CLCL CODE	J 2	00021A 000000 000000	528434 528434	3521 3521	3524	3531	3539	3541	3674	3677	3680	3683						
ONTINUE ATA1	Ī X	000236 060000	2	3603 3681	3620 3574													
OATA2 OATASIZE	X U	080000 001032	1	3684 3669	3686 3681	3689 3684	3692 3698	3695 3574	3698	3574								
DWAT0008 DWAT0009 FAILURE	3 H	000270 000280 000278	8 8 2	3641 3646 3644	3640 3645 3610													
MAGE IXTCHUNK	1 I	000000 000256	528434 2	0 3624	3604													
R0 R1	U U	000000	1	3704 3705	3582 3584	3586 3590	3588 3598	3592 3619	3596	3603	3608	3617						
R10 R11 R12	U U U	00000A 00000B 00000C	1 1 1	3714 3715 3716	3608 3559	3609 3562	3563	3564	3566									
R13 R14 R15	U U U	00000D 00000E 00000F	1 1	3717 3718 3719	3560 3597 3599	3566 3603 3620	3567 3609	3618	3300									
2	U U	000002 000003	1	3706 3707	3583 3585	3586 3591	3589	3592										
24 25 26	U U U	000004 000005 000006	1 1 1	3708 3709 3710	3574 3583 3588	3582 3624 3597	3596											
.7 .8 .9	U U U	000007 000008 000009	1 1 1	3711 3712	3589 3576	3625 3578	3584 3578	3585		3591	3598	3599	3624	3625	3627	3630		
SUCCESS =A(BUFFER1,DATA1,	Н	00026A	2 BUFFSIZE.	3639	3628	3370	3376	3027	5050									
H'1'	A H	000288 0002A0		3665		3618												

ASMA Ver.				CLCL Unaligned Buffers Test	28 Apr 2019 13:26:42	, age	12
MACRO	DEFN	REFEREN	NCES				
NTR	136						
APROB ARCHIND	268 428	3458					
ARCHLVL	569	3457					
ASAIPL	695	3537					
ASALOAD	775	3520					
ASAREA ASAZAREA	830 1015						
CPUWAIT	1098						
SECTS	1424						
DWAIT	1627	3638	3643				
DWAITEND ENADEV	1684 1692	3637					
SA390	1792						
IOCB .	1803						
IOCBDS IOFMT	1979 2013						
OINIT	2351						
OTRFR	2392						
ORB	2440						
POINTER PSWFMT	2629 2657						
RAWAIT	2791						
RAWIO	2887						
SIGCPU	3045 3103						
SMMGR SMMGRB	3203						
TRAP128	3252						
TRAP64	3229	3522	3525				
TRAPS ZARCH	3265 3339						
ZEROH	3351						
ZEROL	3379						
ZEROL ZEROLH ZEROLL	3407 3430						
LEKULL	3430						



ASMA Ver. 0.2.0	CLCL Unaligned Buffers Test	28 Apr 2019 13:26:42 Page	14
STMT	FILE NAME	,	
<pre>1 c:\Users\Fish\Documents\Visual Studio 2008 2 C:\Users\Fish\Documents\Visual Studio 2008</pre>	B\Projects\MyProjects\ASMA-0\CLCL\CLCL.asm B\Projects\Hercules_Git_Harold\SATK-0\srcasm	n\satk.mac	
** NO ERRORS FOUND **			