ASMA Ver.	0.2.1 bfp-002-load	dr: Test I	EEE Load	Rounded	17 Aug 2022 11:48:24 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				2	**************************************
				4 5	*Testcase IEEE LOAD ROUNDED * Test case capability includes IEEE exceptions, trappable and * otherwise. Test result, FPCR flags, and DXC saved for all tests. * Load Rounded does not set the condition code. *
				10 11 12	*
				13 14 15 16 17 18	<pre>* This test uses the Hercules Diagnose X'008' interface * to display messages and thus your .tst runtest script * MUST contain a "DIAG8CMD ENABLE" statement within it! *</pre>
				1,7	**************************************
				23	
				24 25	*
				26 27 28 29	 Hercules Binary Floating Point Validation Package by Stephen R. Orso
				31	<pre>* Copyright 2016 by Stephen R Orso. * Runtest *Compare dependency removed by Fish on 2022-03-08 * PADCSECT macro/usage removed by Fish on 2022-03-08 *</pre>
				34 35 36	* Redistribution and use in source and binary forms, with or without* modification, are permitted provided that the following conditions* are met:
				39	* 1. Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer.
					* * 2. Redistributions in binary form must reproduce the above copyright
				42 43 44	 the documentation and/or other materials provided with the distribution.
				47	 * 3. The name of the author may not be used to endorse or promote * products derived from this software without specific prior written
					* * DISCLAMER: THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER "AS IS"
				52 53	* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A * PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT * HOLDER BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
				55	* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR

ASMA Ver.	0.2.1 bfp-002-loa	adr: Test IE	EE Load	Rounded	17 Aug 2022 11:48:24 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				58 59 60 61	* PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ************************************	
				65 66		
				68 69 70	 * Test case capability includes ieee exceptions trappable and * otherwise. Test result, FPCR flags, and DXC saved for all tests. * Load Rounded does not set the condition code. 	
				73 74 75 76 77	<pre>* Tests the following three conversion instructions * LOAD ROUNDED (long to short BFP, RRE) * LOAD ROUNDED (extended to short BFP, RRE) * LOAD ROUNDED (extended to long BFP, RRE) * LOAD ROUNDED (long short BFP, RRF-e) * LOAD ROUNDED (extended to long BFP, RRF-e)</pre>	
				79 80 81 82	* This routine exhaustively tests rounding in 32- and 64-bit binary * floating point. It is not possible to use Load Rounded to test * rounding of 128-bit results. There is no Load Rounded that returns * a 128-bit result.	
				85 86	* Test data is compiled into this program. The test script that runs * this program can provide alternative test data through Hercules R * commands.	
				89 90 91 92	* Test Case Order * 1) Long to short BFP basic tests (exception traps and flags, NaNs) * 2) Long to short BFP rounding mode tests * 3) Extended to short BFP basic tests * 4) Extended to short BFP rounding mode tests	
				94 95 96	* 5) Extended to long BFP basic tests. * 6) Extended to long BFP rounding mode tests * 7) Long to short BFP trappable underflow and overflow tests * 8) Extended to short BFP trappable underflow and overflow tests	
				98 99	* 9) Extended to Long BFP trappable underflow and overflow tests	
				101 102 103	* characteristics of Softfloat 3a, while expecting results to conform * to the z/Architecture Principles of Opeartion, SA22-7832-10.	
				105	* In the discussion below, "stored significand" does not include the * implicit units digit that is always assumed to be one for a non- * tiny Binary Floating Point value. *	
					 * Round long or extended to short: Softfloat uses the left-most 30 * bits of the long or extended BFP stored significand for * rounding, which means 7 'extra' bits participate in the 	

LOC OBJECT CODE ADDR1 ADDR2 STMT 112 * 30-bit pre-rounded value is or'd with 1 in the low-orde 113 * position. Bit 30 is the "sticky bit." 114 * 115 * Round extended to long: Softfloat uses the left-most 62 b 116 * the extended BFP stored significand for rounding, which 117 * 10 'extra' bits participate in the rounding. If any of 118 * remaining right-hand 50 bits are non-zero, the 62-bit p 119 * rounded value is or'd with 1 in the low-order bit posit 120 * is the "sticky bit." At least one of the test cases wi 121 * bits in only the low-order 64 bits of the stored signif	its of means the re-
113 * position. Bit 30 is the "sticky bit." 114 * 115 * Round extended to long: Softfloat uses the left-most 62 b 116 * the extended BFP stored significand for rounding, which 117 * 10 'extra' bits participate in the rounding. If any of 118 * remaining right-hand 50 bits are non-zero, the 62-bit p 119 * rounded value is or'd with 1 in the low-order bit posit 120 * is the "sticky bit." At least one of the test cases wi	its of means the re-
114 * 115 * Round extended to long: Softfloat uses the left-most 62 b 116 * the extended BFP stored significand for rounding, which 117 * 10 'extra' bits participate in the rounding. If any of 118 * remaining right-hand 50 bits are non-zero, the 62-bit p 119 * rounded value is or'd with 1 in the low-order bit posit 120 * is the "sticky bit." At least one of the test cases wi	means the re-
115 * Round extended to long: Softfloat uses the left-most 62 b 116 * the extended BFP stored significand for rounding, which 117 * 10 'extra' bits participate in the rounding. If any of 118 * remaining right-hand 50 bits are non-zero, the 62-bit p 119 * rounded value is or'd with 1 in the low-order bit posit 120 * is the "sticky bit." At least one of the test cases wi	means the re-
117 * 10 'extra' bits participate in the rounding. If any of 118 * remaining right-hand 50 bits are non-zero, the 62-bit p 119 * rounded value is or'd with 1 in the low-order bit posit 120 * is the "sticky bit." At least one of the test cases wi	the re-
118 * remaining right-hand 50 bits are non-zero, the 62-bit p 119 * rounded value is or'd with 1 in the low-order bit posit 120 * is the "sticky bit." At least one of the test cases wi	re-
120 * is the "sticky bit." At least one of the test cases wi	10n Bit 62
122 * 123 * The or'd 1 bit representing the bits not participating in	the
124 * rounding process prevents false exacts. False exacts w	ould
$125\ *$ otherwise occur when the extra 7 or 10 bits that partic $126\ *$ in rounding are zero and bits to the right of them are	
127 *	
128 * Basic test cases are needed as follows: 129 * 0, +1.5, -1.5, QNaN, SNaN,	
130 *	
131 * Rounding test cases are needed as follows: 132 * Exact results are represented (no rounding needed)	
132 * Exact results are represented (no rounding needed) 133 * Ties are represented, both even (round down) and odd (r	ound up)
134 * False exacts are represented	
$135\ *$ Nearest value is toward zero $136\ *$ Nearest value is away from zero.	
$137 \ *$ Each of the above must be represented in positive and n	egative.
138 * 139 * Because rounding decisions are based on the binary signif	icand,
140 * there is limited value to considering test case inputs	in
$141\ *$ decimal form. The binary representations are all that $142\ *$ important.	15
143 *	
144 st If overflow/underflow occur and are trappable, the result 145 st be in the source format but scaled to the target precis	
146 * These test cases are handled by both the basic tests to	
147 * ensure that the non-trap results are correct and again 148 * specific trappable overflow/underflow tests to ensure t	
149 * scaled result rounded to target precision is returned i	
$150\ *$ the source format. $151\ *$	
152 * Overflow/underflow behavior also means that result regist	
153 * must be sanitized and allocated in pairs for extended i 154 * results must store source format registers. Basic test	
154 * results must store source format registers. Basic test 155 * for overflow/underflow only store the target precision,	
156 * *Want needs to be coded accordingly. The trappable	
157 * overflow/underflow tests store the source format. 158 *	
$159\ *$ Overflow/underflow test cases include inputs that overf	
$160\ ^*$ the target precision and that result in a tiny in the t $161\ ^*$ Rounding mode for all overflow/underflow testing is Rou	
162 * to Nearest, Ties to Even (RNTE).	
163 * 164 * Rounding test cases are needed as follows:	
165 * Exact results are represented (no rounding needed)	
$166\ ^*$ Ties are represented, both even (round down) and odd (r $167\ ^*$ False exacts are represented	ound up)

ASMA Ver.	0.2.1 bfp-002-loa	adr: Test IE	EEE Load Ro	unded	17 Aug 2022 11:48:24 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				168 *	Nearest value is toward zero
				169 *	
				170 *	
				171 *	
				172 *	Because rounding decisions are based on the binary significand, there is limited value to considering test case inputs in
				174 *	decimal form. The binary representations are all that is
				175 *	important.
				176 *	
				177 * 178 *	Three input test data sets are provided, one for long to short, one
				179 *	for extended to short, and one for extended to long. We cannot use the same extended inputs for long and short results because the
				180 *	rounding points differ for the two result precisions.
				181 *	
					Also tests the following floating point support instructions
				183 * 184 *	LOAD (Short) LOAD (Long)
				185 *	LFPC (Load Floating Point Control Register)
				186 *	SRNMB (Set BFP Rounding Mode 3-bit)
				187 *	STFPC (Store Floating Point Control Register)
				188 *	STORE (Short)
				189 * 190 *	STORE (Long)
		00000000	0000A693		PLDRND START 0
		00000000	00000001	192 R0	EQU 0
		00000001	00000001	193 R1	
		00000002 00000003	00000001 00000001	194 R2 195 R3	
		00000003	00000001	196 R4	
		00000005	00000001	197 R5	EQU 5
		00000006	00000001	198 R6	EQU 6
		00000007	00000001	199 R7	
		00000008 00000009	00000001 00000001	200 R8 201 R9	
		0000000A	00000001	202 R1	
		0000000B	00000001	203 R1	.1 EQU 11
		0000000C	00000001	204 R1	
		0000000D 0000000E	00000001 00000001	205 R1 206 R1	
		0000000E	00000001	200 R1	
				208 *	
					Floating Point Register equates to keep the cross reference clean
		0000000	00000001	210 * 211 FP	PRO FOUL O
		00000000	00000001	211 FP 212 FP	
		00000002	00000001	213 FP	
		00000003	00000001	214 FP	PR3 EQU 3
		00000004	00000001	215 FP	
		00000005 00000006	00000001 00000001	216 FP 217 FP	
		00000007	00000001	217 FP	PR7 EQU 7
		00000008	00000001	219 FP	PR8 EQU 8
		00000009	00000001	220 FP	PR9 EQU 9
		0000000A 0000000B	00000001 00000001	221 FP 222 FP	
		0000000C	00000001	222 FP 223 FP	
				_=== • •	.

ASMA Ver.	0.2.1 bfp-002-load	dr: Test IE	EE Load Ro	unded			17 Aug 2022 11:48:24 Page	5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
		0000000D 0000000E	00000001 00000001	224 FPR13 225 FPR14		13 14		
		0000000F	00000001	226 FPR15 227 *	EQU	15		
00000000 00000000		00000000 0000A280		228 229		i *,R15 i HELPERS,R12		
0000000		0000A200		230 *			15-0 aften sysslean)	
							15=0 after sysclear) start of load module)	
				236 *			************	
				238 *		·	rt PSW, and Program Check Routine.	
				239 *****	*****	******	***********	
00000000		00000000	0000008E	241	ORG	BFPLDRND+X'8E'	Program check interrution code	
00000008E	0000	0000000	0000000	242 PCINTC		H	Program Check Interrution code	
		00000150	00000000	243 * 244 PCOLDP:	SW EQU	BFPLDRND+X'150	z/Arch Program check old PSW	
00000090 000001A0	00000001 80000000	00000090	000001A0	245 * 246 247	ORG DC	BFPLDRND+X'1A0 X'000000018000	'z/Arch Restart PSW 0000',AD(START)	
000001B0 000001D0	00000000 00000000	000001B0	000001D0	248 * 249 250	ORG DC	BFPLDRND+X'1D0 X'0000000000000	z/Arch Program check NEW PSW 0000',AD(PROGCHK)	
				251 * 252 * Prog 253 * the	ram chec instruct	k routine. If	Data Exception, continue execution at he program check. Otherwise, hard wait.	
					eed to c	collect data. A	ll interesting DXC stuff is captured	
000001E0 00000200		000001E0	00000200	257 258 PROGCH	ORG K DS	BFPLDRND+X'200 0H	Program check occured	
00000200	9507 F08F A774 0004		0000008F 0000020C	259 260	CLI JNE	PCINTCD+1,X'07 PCNOTDTA		
00000204	B2B2 F150		00000200	261		PCOLDPSW	yes, resume program execution	
0000020C 00000210	900F F23C 58C0 F27C		0000023C 0000027C	263 PCNOTD		RØ,R15,SAVEREG	S Save registers Get address of helper subroutines	
00000214	4DD0 C000		0000A280	265	L BAS	R12,AHELPERS R13,PGMCK	Report this unexpected program check	
00000218	980F F23C		0000023C	266	LM	R0,R15,SAVEREG	S Restore registers	
0000021C 0000021E	12EE 077E			268 269	LTR BNZR		Return address provided? Yes, return to z/CMS test rig.	
00000220	B2B2 F228		00000228	270	LPSWE	PROGPSW	Not data exception, enter disabled wait	
00000228 00000238	00020000 00000000 B2B2 F2F8		000002F8	271 PROGPS		0D'0',X'000200 FAILPSW	000000000',XL6'00',X'DEAD' Abnormal end Not data exception, enter disabled wait	
0000023C 0000027C			300002.0	273 SAVERE	GS DC	16F'0' A(HELPERS)	Registers save area Address of helper subroutines	
					-	` -/	,	

ASMA Ver.	0.2.1 bf	o-002-loadr: 1	est IEEE Load Ro	unded			17 Aug 2022 11:48:24 Page	6
LOC	OBJECT	CODE AD	DR1 ADDR2	STMT				
						******	***********	
				277		um Emphia Adv	anced Flooting Doint process took coop	
				278 279		im. Enable Adv	anced Floating Point, process test cases.	
00000280	B600 F308		00000308	280	START STCTL	R0,R0,CTLR0	Store CR0 to enable AFP	
00000284 00000288	9604 F309 B700 F308		00000309 00000308	281 282	0I	CTLR0+1,X'04' R0,R0,CTLR0	Turn on AFP bit Reload updated CR0	
00000288	B/00 F308		00000308	283		NO, NO, CILNO	keloau upuateu cho	
						unded to short	tests	
00000280	41A0 F314		00000314	285 286		R10,LTOSBAS	Long BFP test inputs	
	4DD0 F3A4		00000311	287			Load rounded to short BFP	
	41A0 F344		00000344	288		R10,LTOSRM	Long BFP inputs for rounding tests	
00000298	4DD0 F424		00000424	289 290	* BAS	R13,LEDBRA	Round to short BFP using rm options	
					* Extended Loa	d Rounded to s	hort tests	
	41A0 F324		00000324	293		R10,XTOSBAS	Point to extended BFP test inputs	
	4DD0 F4F6		000004F6	294	BAS		Load rounded to short BFP	
	41A0 F354 4DD0 F57A		00000354 0000057A	295 296		R10,XTOSRM R13,LEXBRA	Extended BFP inputs for rounding tests Round to short BFP using rm options	
000002A8	4000 137A		0000037A	297		NIJ, LLADKA	Round to short bir using im options	
						d Rounded to s	hort tests	
00000210	41A0 F334		00000334	299 300		R10,XTOLBAS	Point to extended BFP test inputs	
	4DD0 F64C		00000534 0000064C	301	BAS		Load rounded to long BFP	
000002B4	41A0 F364		00000364	302	LA	R10,XTOLRM	Extended BFP inputs for rounding tests	
000002B8	4DD0 F6D0		000006D0	303 304	BAS	R13,LDXBRA	Round to long BFP using rm options	
				305		ong to short te	sts	
				306	*	· ·		
	41A0 F374 4DD0 F3EE		00000374 000003EE	307 308	LA BAS	R10,LTOSOU R13,LEDBROUT	Long BFP over/underflow test inputs Load rounded to short BFP, trappable	
00000200	4000 T 3EE		000003LL	309		KI3, ELDBROOT	Load Founded to Short Bir, trappable	
						tended to shor	t tests	
00000201	41A0 F384		00000384	311 312	* LA	R10,XTOSOU	Extended BFP over/underflow test inputs	
	4DD0 F540		00000540	313	BAS			
				314		•		
				315 316		tended to long	tests	
000002CC	41A0 F394		00000394	317	LA	R10,XTOLOU	Extended BFP over/underflow test inputs	
	4DD0 F696		00000696	318	BAS		Load rounded to long BFP, trappable	
				319	* *********	:******	***********	
				321	*	Verify t	est results	
						***********	************	
000002D4	58C0 F27C		0000027C	323 324		R12,AHELPERS	Get address of helper subroutines	
	4DD0 C0A0		0000A320	325	L BAS		Go verify results	
000002DC	12EE			326	LTR	R14, R14	Was return address provided?	
000002DE			00000050	327	BNZR		Yes, return to z/CMS test rig.	
00000ZE0	B2B2 F2E8		000002E8	328	LPSWE	GOODPSW	Load SUCCESS PSW	

ASMA Ver.	0.2.1 bfp-002-lo	adr: Test I	EEE Load R	ounded		17 Aug 2022 11:48:24 Page 8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00000384 00000384	00000008			386 XTOSOU 387	DS DC	<pre>0F</pre>
00000388 0000038C 00000390	000008E0 00003100 00003180			388 389 390	DC DC DC	A(XTOSINOU) A(XTOSOUO) A(XTOSOUOF)
00000394 00000394	00000008			391 * 392 XTOLOU 393	DS DC	0F Inputs for extended to long BFP rounding tests A(XTOLOUCT/16)
00000398 0000039C	00000AB0 00003200 00003280			394 395 396	DC DC DC	A(XTOLINOU) A(XTOLOUO) A(XTOLOUOF)

		,

ASMA ver.	0.2.1 bfp-002-lo	adr: Test IE	EE Load Ro	unded			17 Aug 2022 11:48:24 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				398 ***	*****	******	*************	
				399 *				
				401 * i 402 * e	nput: one w	ith all except	FP. A pair of results is generated for each cions non-trappable, and the second with all ne FPCR contents are stored for each result.	
				403 * 404 ***	******	******	**************	
000003A4	9823 A000		00000000	406 LED	BR LM	R2,R3,0(R10)	Get count and address of test input values	
00003A8			00000008	407	LM	R7,R8,8(R10)	Get address of result area and flag area.	
000003AC	1222			408	LTR	R2,R2	Any test cases?	
000003AE	078D			409	BZR	R13	No, return to caller	
000003B0	0DC0			410	BASR	R12,0	Set top of loop	
				411 *				
000003B2	B375 0010			412	LZDR		Zero FRP1 to clear any residual	
000003B6	6800 3000		00000000	413	LD	FPR0,0(,R3)	Get long BFP test value	
000003BA	B29D F30C		0000030C	414	LFPC	FPCREGNT	Set exceptions non-trappable	
000003BE	B344 0010			415		FPR1, FPR0	Cvt long in FPR0 to short in FPR1	
	7010 7000		00000000	416	STE	FPR1,0(,R7)	Store short BFP result	
000003C6	B29C 8000		00000000	417 418 *	STFPC	0(R8)	Store resulting FPCR flags and DXC	
00003CA	B375 0010			419	LZDR	FPR1	Zero FRP1 to clear any residual	
00003CE	B29D F310		00000310	420	LFPC		Set exceptions trappable	
000003D2	B344 0010			421	LEDBR	FPR1,FPR0	Cvt long in FPR0 to short in FPR1	
000003D6	7010 7004		00000004	422	STE	FPR1,4(,R7)	Store short BFP result	
000003DA	B29C 8004		00000004	423 424 *	STFPC	4(R8)	Store resulting FPCR flags and DXC	
000003DE	4130 3008		80000008	425	LA	R3,8(,R3)	Point to next input value	
000003E2	4170 7008		80000008	426	LA	R7,8(,R7)	Point to next result pair	
000003E6	4180 8008		80000008	427	LA	R8,8(,R8)	Point to next FPCR result area	
000003EA				428	BCTR		Convert next input value.	
000003EC				429	BR	R13	All converted; return.	

ASMA Ver.	0.2.1 bfp-00	2-loadr: Test I	EEE Load Ro	unded	17 Aug 2022 11:48:24 Page	11
LOC	OBJECT COL	E ADDR1	ADDR2	STMT	Г	
) ************************************	
				461 462	2 * Convert long BFP to rounded short BFP using each possible rounding	
				463	3 * mode. Ten test results are generated for each input. A 48-byte test 4 * result section is used to keep results sets aligned on a quad-double	
					5 * word.	
				466		
					7 * The first four tests use rounding modes specified in the FPCR with 3 * the IEEE Inexact exception supressed. SRNM (2-bit) is used for	
					9 * the first two FPCR-controlled tests and SRNMB (3-bit) is used for	
					* the last two To get full coverage of that instruction pair.	
				471		
				473		
					1 * The default rounding mode (0 for RNTE) is not tested in this	
					5 * section; prior tests used the default rounding mode. RNTE is tested 5 * explicitly as a rounding mode in this section.	
				477	7 *	
				478	3 ***********************	
00000434	0022 4000		0000000	400	2 LEDDDA - LM - D2 D2 Q/D1Q) - Cat - sount and address - C tast described - 3	
00000424	9823 A000 9878 A008		00000000 00000008	480 481	O LEDBRA LM R2,R3,0(R10) Get count and address of test input values L LM R7,R8,8(R10) Get address of result area and flag area.	
0000042C			0000000	482		
0000042E				483	$m{\cdot}$	
00000430	0DC0			484 485	•	
00000432	6800 3000		0000000	485		
				487		
				488 489	3 * Test cases using rounding mode specified in the FPCR	
00000436	B29D F30C		0000030C	490		
	B299 0001		00000001	491		
	B344 0410 7010 7000		0000000	492		
00000442			00000000 00000000	493 494		
				495	5 *	
0000044A	B29D F30C		0000030C	496		
0000044E 00000452	B299 0002 B344 0410		00000002	497 498		
	7010 7004		00000004	498		
0000045A			00000004	500	STFPC 1*4(Ŕ8) `´´ Store resulting FPCR flags and DXC	
				501	L *	
0000045E	B29D F30C		0000030C	502		
00000462 00000466	B2B8 0003 B344 0410		00000003	503 504		
	7010 7008		0000008	505		
0000046E			00000008	506 507	STFPC 2*4(R8) Store resulting FPCR flags and DXC	
00000472	B29D F30C		0000030C	508		
00000476			00000007	509	SRNMB 7 RFS, Round Prepare for Shorter Precision	
0000047A				510	D LEDBRA FPR1,0,FPR0,B'0100' FPCR ctl'd rounding, mask inexact	
	7010 700C		00000000	511		
00000482	B29C 800C		0000000C	512 513		
					, 1 * Test cases using rounding mode specified in the instruction M3 field	

ASMA Ver.	0.2.1 bfp-002-loa	adr: Test IEEE	Load Ro	unded				17 Aug 2022 11:48:24 Page	15			
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
					******	****	*******	*************				
				617 * 618 *	Convert	long	RED to integ	ers using each possible rounding mode.				
				619 *	Ten test	resu	lts are gener	rated for each input. A 48-byte test result				
				620 * 621 *	section :	is us	ed to keep re	esults sets aligned on a quad-double word.				
				622 *				ounding modes specified in the FPCR with				
								n supressed. SRNM (2-bit) is used for led tests and SRNMB (3-bit) is used for				
								coverage of that instruction pair.				
				627 * 628 *	The next	six	results use i	nstruction-specified rounding modes.				
								(0 for RNTE) is not tested in this				
				631 *	630 * section; prior tests used the default rounding mode. RNTE is tested 631 * explicitly as a rounding mode in this section. 632 * 633 *****************************							
						****	******	*************				
	9823 A000		0000000	635 LE			R2,R3,0(R10)					
0000057E 00000582		6	8000008	636 637			R7,R8,8(R10) R2,R2	Get address of result area and flag area. Any test cases?				
00000584				638			R13	No, return to caller				
00000586	0DC0			639 640 *		ASR	R12,0	Set top of loop				
00000588	6800 3000	e	0000000	641	Lſ)	FPR0,0(,R3)	Get long BFP test value				
				642 * 643 *	Test case	es us	ing rounding	mode specified in the FPCR				
				644 *								
0000058C 00000590	B29D F30C B299 0001		0000030C 00000001	645 646		PC RNM	FPCREGNT 1	Set exceptions non-trappable, clear flags SET FPCR to RZ, Round towards zero.				
00000594	B346 0410			647	Li	EXBRA	FPR1,0,FPR0,	B'0100' FPCR ctl'd rounding, mask inexact				
	6010 7000 B29C 8000		0000000 0000000	648 649	S	ΓD	FPR1,0*4(,R7) 0(R8)	Store shortened rounded BFP result				
0000033C	B29C 8000	و	0000000	650 *	٥	IFFC	0(NO)	Store resulting Fren Hags and DAC				
000005A0	B29D F30C		000030C	651			FPCREGNT	Set exceptions non-trappable, clear flags				
000005A4 000005A8	B299 0002 B346 0410		00000002	652 653		RNM Exbra		SET FPCR to RP, Round to +infinity B'0100' FPCR ctl'd rounding, mask inexact				
000005AC	6010 7004		0000004	654	S	ΓD	FPR1,1*4(,R7)	Store shortened rounded BFP result				
000005B0	B29C 8004	6	00000004	655 656 *	S	IFPC	1*4(R8)	Store resulting FPCR flags and DXC				
000005B4	B29D F30C		000030C	657			FPCREGNT	Set exceptions non-trappable, clear flags				
000005B8	B2B8 0003	6	0000003	658		RNMB		SET FPCR to RM, Round to -infinity				
000005BC 000005C0	B346 0410 6010 7008	6	8000008	659 660				B'0100' FPCR ctl'd rounding, mask inexact Store shortened rounded BFP result				
000005C4			80000008	661			2*4(R8)	Store resulting FPCR flags and DXC				
000005C8	B29D F30C	c	000030C	662 * 663	1.5	=PC	FPCREGNT	Set exceptions non-trappable, clear flags				
000005CC	B2B8 0007		00000000	664	SI	RNMB	7	RFS, Round Prepare for Shorter Precision				
000005D0	B346 0410		0000000	665 666				B'0100' FPCR ctl'd rounding, mask inexact				
000005D4 000005D8			9000000C	666 667			3*4(R8)	Store shortened rounded BFP result Store resulting FPCR flags and DXC				
				668 *			•	mode specified in the instruction M3 field				
				0/0								

ASMA Ver.	0.2.1 bfp-	002-loadr: Test I	EEE Load Rou	unded				17 Aug 2022 11:48:24 Page	19
LOC	ОВЈЕСТ С	ODE ADDR1	ADDR2	STMT					
				–		*****	******	************	
				772 773		t exter	nded REP to i	ntegers using each possible rounding mode.	
				774	* Ten te	st resu	ılts are genei	rated for each input. A 48-byte test result esults sets aligned on a quad-double word.	
				776		, 11 IS U.	seu eo keep i	esures sees urigined on a quad double word.	
				778	* the IE	EE Inex	kact exception	rounding modes specified in the FPCR with n supressed. SRNM (2-bit) is used for	
					* the la			lled tests and SRNMB (3-bit) is used for coverage of that instruction pair.	
				782 783		xt six	results use :	instruction-specified rounding modes.	
								(0 for RNTE) is not tested in this	
					* explic			d the default rounding mode. RNTE is tested mode in this section.	
				788	******	*****	******	*************	
000006D0	9823 A000		0000000	790	LDXBRA	LM	R2,R3,0(R10)	Get count and address of test input values	
000000D0			00000008	791	LUNUNA		R7, R8, 8(R10)		
000006D8	1222			792		LTR	R2,R2	Any test cases?	
000006DA				793		BZR	R13	No, return to caller	
000006DC	0DC0			794 795	*	BASK	R12,0	Set top of loop	
000006DE	6800 3000		00000000	796		LD	FPR0,0(,R3)	Get extended BFP test value part 1	
000006E2	6820 3008		00000008	797		LD	R2,8(,R3)	Get extended BFP test value part 2	
				798		3565 116	ing nounding	mode specified in the FPCR	
				800		ases us	sing rounding	mode specified in the frek	
000006E6	B29D F30C		0000030C	801			FPCREGNT	Set exceptions non-trappable, clear flags	
	B299 0001		00000001	802		SRNM		SET FPCR to RZ, Round towards zero.	
000006EE 000006F2			0000000	803 804				B'0100' FPCR ctl'd rounding, mask inexact Store shortened rounded BFP result	
00000012			00000000	805			0(R8)	Store resulting FPCR flags and DXC	
				806	*		•	ğ ğ	
000006FA	B29D F30C		0000030C	807			FPCREGNT	Set exceptions non-trappable, clear flags	
000006FE 00000702	B299 0002 B345 0410		00000002	808 809		SRNM		SET FPCR to RP, Round to +infinity ,B'0100' FPCR ctl'd rounding, mask inexact	
00000702			0000008	819) Store shortened rounded BFP result	
0000070A			00000004	811			1*4(R8)	Store resulting FPCR flags and DXC	
				812	*		• •	ğ ğ	
0000070E	B29D F30C		0000030C	813			FPCREGNT	Set exceptions non-trappable, clear flags	
00000712 00000716	B2B8 0003 B345 0410		00000003	814 815		SRNMB		SET FPCR to RM, Round to -infinity ,B'0100' FPCR ctl'd rounding, mask inexact	
00000718 0000071A			00000010	816) Store shortened rounded BFP result	
0000071E			00000008	817 818	*	STFPC	2*4(R8)	Store resulting FPCR flags and DXC	
00000722	B29D F30C		0000030C	819			FPCREGNT	Set exceptions non-trappable, clear flags	
00000726			00000007	820		SRNMB		RFS, Round Prepare for Shorter Precision	
0000072A 0000072E			00000018	821 822				,B'0100' FPCR ctl'd rounding, mask inexact) Store shortened rounded BFP result	
00000722			00000018	823			3*4(R8)	Store resulting FPCR flags and DXC	
				824	*		• •		
00000736	B29D F30C		0000030C	825		LFPC	FPCREGNT	Set exceptions non-trappable, clear flags	

000007A4

07FD

STMT

826

827

828

830

831

832

833

835

836

837

838

840

841

842

843

845

846

847

848

850

851

852

853 854 * 855

856

857

858

859

R13

BR

849 *

844 *

839 *

834 *

829 *

LDXBRA FPR1,1,FPR0,B'0000' RNTA, to nearest, ties away FPR1,4*8(,R7) Store shortened rounded BFP result Store resulting FPCR flags and DXC STFPC 4*4(R8) LFPC FPCREGNT Set exceptions non-trappable, clear flags LDXBRA FPR1,3,FPR0,B'0000' RFS, prepare for shorter precision STD FPR1,5*8(,R7) Store shortened rounded BFP result Store resulting FPCR flags and DXC STFPC 5*4(R8) LFPC FPCREGNT Set exceptions non-trappable, clear flags LDXBRA FPR1,4,FPR0,B'0000' RNTE, to nearest, ties to even STD FPR1,6*8(,R7) Store shortened rounded BFP result Store resulting FPCR flags and DXC STFPC 6*4(R8) LFPC FPCREGNT Set exceptions non-trappable, clear flags LDXBRA FPR1,5,FPR0,B'0000' RZ, toward zero FPR1,7*8(,R7) Store shortened rounded BFP result STFPC 7*4(R8) Store resulting FPCR flags and DXC LFPC FPCREGNT Set exceptions non-trappable, clear flags LDXBRA FPR1,6,FPR0,B'0000' RP, to +inf STD FPR1,8*8(,R7) Store shortened rounded BFP result Store resulting FPCR flags and DXC STFPC 8*4(R8) Set exceptions non-trappable, clear flags LFPC FPCREGNT LDXBRA FPR1,7,FPR0,B'0000' RM, to -inf STD FPR1,9*8(,R7) Store shortened rounded BFP result STFPC 9*4(R8) Store resulting FPCR flags and DXC LA Point to next input value R3,16(,R3) LA R7,10*8(,R7) Point to next long BFP rounded result Point to next FPCR result area LA R8,12*4(,R8) BCTR R2,R12 Convert next input value.

All converted; return.

LOC OBJECT CODE	ADDR1	40002		
		ADDR2	STMT	
			861 ************************************	
			863 * BFP inputs. One set of longs and two sets of extendeds are included. 864 * Each set includes input values for basic exception testing and input 865 * values for exhaustive rounding mode testing. One set of extended 866 * inputs is used to generate short results, and the other is used to 867 * generate long results. The same set cannot be used for both long 868 * and short because the rounding points are different.	
			869 * 870 * We can cheat and use the same decimal values for long to short and 871 * and extended to short because the result has the same number of 872 * bits and the rounding uses the same number of bits in the pre- 873 * rounded result. 874 *	
			875 ************************************	
			877 * 878 * Long to short basic tests, which tests trappable results, NaN 879 * propagation, and basic functionality. The second part of this list 880 * is used for testing trappable results. 881 *	
000007A8 000007A8 0000000 00000000 000007B0 3FF80000 00000000 000007B8 BFF80000 00000000 000007C0 7FF01000 00000000 000007C8 7FF81100 00000000			882 LTOSIN DS	
000007D0 000007D0 47EFFFFF FFFFFFFF 000007D8 C7EFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			888 * See rounding tests below for details on the following four 889 LTOSINOU DS	
20000000	00000068 00000046		898 * 1 899 LTOSCT EQU *-LTOSIN Count of long BFP in list * 8	
	0000046		902 * 903 * Test cases for exhaustive rounding mode tests of long to short 904 * Load Rounded. 905 *	
00000810			906 LTOSINRM DS	

ASMA Ver.	0.2.1 bfp-002-load	r: Test IE	EE Load R	ounded	17 Aug 2022 11:48:24 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				914 915	
	3FFFFFFF E0000000 BFFFFFFF E0000000			916 917 918	* Exact (fits in short BFP) 1.99999988079071044921875 DC X'3FFFFFFE0000000' Positive exact DC X'BFFFFFFE0000000' Negative exact
00000010	21111111 2000000			919 920	* * Tie odd - rounds up 1.99999940395355224609375
00000820	3FFFFFFF F0000000			922 923	* rounds up to 2.0 * rounds down to 1.99999988079071044921875 DC X'3FFFFFFF0000000' Positive tie odd
00000828	BFFFFFFF F0000000			924 925	DC X'BFFFFFFF0000000' Negative tie odd
				927	* rounds up to 1.99999988079071044921875 * rounds down to 1.9999997615814208984375
	3FFFFFFF D0000000 BFFFFFFF D0000000				<pre>DC X'3FFFFFFD0000000' Positive tie even DC X'BFFFFFFD0000000' Negative tie even *</pre>
				932 933	* False exact 1.9999998817220328017896235905936919152736663818359375 *rounds up to 2.0
	3FFFFFFF E03FFFFF BFFFFFFF E03FFFFF			935	*rounds down to 1.99999988079071044921875 DC X'3FFFFFFE03FFFFF' Positive false exact DC X'BFFFFFFE03FFFFF' Negative false exact
	3FFFFFF E0200000			940 941	*rounds down to
00000858	BFFFFFFF E0200000			943 944	* Nearest is away from zero: 1.999999999068677425384521484375
00000860	3FFFFFFF FFC00000			945 946 947	*rounds up to 2.0 *rounds down to 1.9999988079071044921875 DC X'3FFFFFFFFC00000' Positive zero further
	BFFFFFF FFC00000			948 949	DC X'BFFFFFFFC00000' Negative zero further *
				951	* Overflow test: 3.40282366920938425684442744474606501888E38 *rounds up to Overflow *rounds down to 3.40282346638528859811704183484516925440E38
	47EFFFFF FFFFFFFF C7EFFFFF FFFFFFFF			953 954 955	DC X'47EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
				956 957	* Underflow test: 7.00649232162408535461864791644958E-46 *rounds up to 1.40129846432481707092372958328991E-45
00000880	36900000 00000000			958 959 960	 represented in short bfp as a tiny. rounds down to underflow (but exact) DC X'369000000000000000000000000000000000000
	B6900000 00000000	00000080	00000001	961	DC X'B6900000000000' Negative magnitude underflow LTOSRMCT EQU *-LTOSINRM Count of long BFP rounding tests * 8
					* Extended to short basic tests, which tests trappable results, NaN
					* propagation, and basic functionality. The second part of this list* is used for testing trappable results.

ADDRI	ASMA Ver.	0.2.1 bfp-002-load	dr: Test IE	EE Load Ro	unded 17 Aug 2022 11:48:24 Page 25
080000830 08000001 1075 TOLCT EQU *-XTOLINO Count of extended BFF in 15t = 1 1	LOC	OBJECT CODE	ADDR1	ADDR2	STMT
1884	0000B20	C3FF0000 00000000			1079 XTOLCT EQU *-XTOLIN Count of extended BFP in list * 16 1080 XTOLOUCT EQU *-XTOLINOU Ct * 16 of trappable over/underflow tests 1081 * 1082 * Test cases for exhaustive rounding mode tests of long to short
1991 1992 1993 1994 1993 1994 1994 1994 1994 1994 1994 1994 1994 1994 1994 1995	00000B30				1084 * 1085 XTOLINRM DS
1098 * . 1.999999999999999999999999999999999					1091 * 1092 * Note: in the comments below, 'up' and 'down' mean 'toward 1093 * higher magnitude' and 'toward lower magnitude' respectively and 1094 * without regard to the sign, and rounding is to short BFP. 1095 * 1096 *
1103 * 1104 * 1105 * 1105 * 1106 * 1106 * 1106 * 1106 * 1107 * 1107 * 1107 * 1107 * 1107 * 1108 * 1109999999999999999999999999999999999					1098 * 1.999999999999997779553950749686919152736663818359375 1099 * 1100 DC X'3FFFFFFFFFFFFFF0000000000000000000 Pos. exact 1101 DC X'BFFFFFFFFFFFFFFF0000000000000000 Neg. exact
1108 1109					1103 * 1104 * Tie odd - rounds up 1105 * 1.9999999999999988897769753748434595763683319091796875 1106 * rounds up to 2.0
1114 * Tie even - rounds down 1115 * 1.999999999999966693309261245303787291049957275390625 1116 * rounds up to 1117 * 1.9999999999999999999999999999999					1108 * 1.999999999999997779553950749686919152736663818359375 1109 * 1110 DC X'3FFFFFFFFFFFFFFFFFF800000000000000000' Pos. tie odd 1111 DC X'BFFFFFFFFFFFFFFFF80000000000000' Neg. tie odd 1112 *
1119 *1.99999999999999555910790149937383830547332763671875 1120 * 00000B70 3FFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF					1114 * Tie even - rounds down 1115 * 1.9999999999999966693309261245303787291049957275390625 1116 * rounds up to 1117 * 1.999999999999997779553950749686919152736663818359375
1124 * 1125 * False exact 1.9999998817220330238342285156249998 (continues) 1126 *07407005561276414694402205741507 (continues) 1127 *2681461898351784611804760061204433441162109375 1128 *rounds up to 2.0 1129 *rounds down to 1130 * 1.99999999999997779553950749686919152736663818359375 1131 *					1119 * 1.999999999999999555910790149937383830547332763671875 1120 * 1121 DC X'3FFFFFFFFFFFFFFFFF8000000000000000000 Pos. tie even 1122 DC X'BFFFFFFFFFFFFFFFFFF80000000000000000000
1130 * 1.9999999999999997779553950749686919152736663818359375 1131 *					1124 * 1125 * False exact 1.9999998817220330238342285156249998 (continues) 1126 *07407005561276414694402205741507 (continues) 1127 *2681461898351784611804760061204433441162109375 1128 *rounds up to 2.0
00000B90 3FFFFFF FFFFFFFF FFFFFFFFFFFFFFFFFFFF					1130 * 1.999999999999997779553950749686919152736663818359375 1131 * 1132 DC X'3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF

	·							5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				1170 **	******	****	******	*********
				1170 **				
				11/1 *		*****	ACTUAL results	saved nere *************
					* * * * * * * *	****	***	* * * * * * * * * * * * * * * * * * *
				1173 *				
				1174 *			Locations for ACT	UAL results
				1175 *				
				1176 *				
		00001000	00000000		rosout	EQU	BFPLDRND+X'1000'	Short BFP rounded from long
				1178 *				9 pairs used, room for 16
		00001080	00000000	1179 LT	ΓOSFLGS	EQU	BFPLDRND+X'1080'	FPCR flags and DXC from above
				1180 *				9 pairs used, room for 16
		00001100	00000000	1181 LT	ΓOSRMO	EQU	BFPLDRND+X'1100'	Short BFP result rounding tests
				1182 *				14 sets used, room for 21
		00001500	00000000	1183 LT	TOSRMOF	EQU	BFPLDRND+X'1500'	FPCR flags and DXC from above
				1184 *				14 sets used, room for 21
				1185 *				•
		00001900	00000000		rosout	EQU	BFPLDRND+X'1900'	Short BFP rounded from extended
				1187 *				5 pairs used, room for 16
		00001980	00000000		TOSFLGS	EOU	BFPLDRND+X'1980'	FPCR flags and DXC from above
		3000200		1189 *		- 2-		5 pairs used, room for 16
		00001A00	0000000		ΓOSRMO	FOU	BFPLDRND+X'1A00'	Short BFP rounding tests
		00001700	3000000	1191 *	. 5511110	-40	DITEDIMENT IAGO	14 sets used, room for 21
		00001E00	00000000		ΓOSRMOF	FOLL	BFPLDRND+X'1E00'	FPCR flags and DXC from above
		00001100	0000000	1193 *	IOSKIIOI	LQU	DIFEDRIND+X 1100	14 sets used, room for 21
				1194				14 3003 4304, 100111 101 21
				1194				
		00002200	0000000		TOLOUT	FOLL	BFPLDRND+X'2200'	Long BFP rounded from extended
		00002200	99999999	1196 X		LQU	DIFLUNNUTA ZZUU	
		00002200	0000000			EOU	DEDI DDND , V 12200 '	5 pairs used, room for 16
		00002300	00000000		TOLFLGS	ΞŲŪ	BFPLDRND+X'2300'	FPCR flags and DXC from above
		00002400	0000000	1199 *	TOL DMO	FOLL	DEDI DOND / VI 2400 I	5 pairs used, room for 32
		00002400	00000000		ΓOLRMO	ΕŲU	BFPLDRND+X'2400'	Long BFP rounding tests
		0000000	0000000	1201 *		F011	DEDI DOND AVIODOSI	12 results used, room for 22
		00002B00	00000000		ΓOLRMOF	ĿŲU	BFPLDRND+X'2B00'	FPCR flags and DXC from above
				1203 *				12 results used, room for 21
		0000000	0000000	1204 *		- 01:		
		00003000	00000000	1205 LT	105000	EQU	BFPLDRND+X'3000'	Long BFP trappable o/uflow tests
				1206 *				4 results used, room for 16
		00003080	00000000		ΓΟSOUOF	EQU	BFPLDRND+X'3080'	FPCR flags and DXC from above
				1208 *				
		00003100	00000000		ΓΟSOUO	EQU	BFPLDRND+X'3100'	Extd BFP trappable o/uflow tests
				1210 *				4 results used, room for 8
		00003180	00000000	1211 XT	rosouof	EQU	BFPLDRND+X'3180'	FPCR flags and DXC from above
				1212 *				
		00003200	00000000		TOLOUO	EQU	BFPLDRND+X'3200'	Extd BFP trappable o/uflow tests
				1214 *		_		4 results used, room for 8
		00003280	00000000		TOLOUOF	EQU	BFPLDRND+X'3280'	FPCR flags and DXC from above
		-			-	~		5

ASMA Ver.	0.2.1 bfp-002-load	dr: Test IE	EE Load Ro	ounded 17 Aug 2022 11:48:24 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				1217 ***********************************
				1218 * EXPECTED results
				1219 **********************
000000		0000000	00004000	1220 *
0000C30		00000C30	00004000	1221 ORG BFPLDRND+X'4000' (past end of actual results) 1222 *
		00004000	00000001	1223 LTOSOUT GOOD EQU *
0004000	D3C5C4C2 D9409985	00004000	00000001	1224 DC CL48'LEDBR result pairs 1-2'
0004030	0000000 0000000			1225 DC XL16'0000000000000003FC000000'
0004040	D3C5C4C2 D9409985			1226 DC CL48'LEDBR result pairs 3-4'
0004070	BFC00000 BFC00000			1227 DC XL16'BFC00000BFC000007FC0800000000000'
0004080	D3C5C4C2 D9409985			1228 DC CL48'LEDBR result pairs 5-6'
00040B0	7FC08800 7FC08800			1229 DC XL16'7FC088007FC088007F80000027F00000'
00040C0 00040F0	D3C5C4C2 D9409985 FF800000 A7F00000			1230 DC CL48'LEDBR result pairs 7-8' 1231 DC XL16'FF800000A7F000007F80000027FFFFFF'
0004070	D3C5C4C2 D9409985			1231 DC XLIG FF88888887F88888827FFFFF 1232 DC CL48'LEDBR result pairs 9-10'
0004130	FF800000 A7FFFFF			1233 DC XL16'FF800000A7FFFFFF000000056900000'
0004140	D3C5C4C2 D9409985			1234 DC CL48'LEDBR result pairs 11-12'
0004170	80000000 D6900000			1235 DC XL16'8000000D69000007F800000027F00000'
0004180				1236 DC CL48'LEDBR result pair 13'
00041B0	FF800000 A7F00000	0000007	0000001	1237 DC XL16'FF800000A7F00000000000000000000000'
		00000007	00000001	1238 LTOSOUT_NUM EQU (*-LTOSOUT_GOOD)/64 1239 *
				1240 *
		000041C0	00000001	1241 LTOSFLGS GOOD EQU *
00041C0	D3C5C4C2 D940C6D7			1242 DC CL48'LEDBR FPCR pairs 1-2'
00041F0	00000000 F8000000			1243 DC XL16'00000000F8000000000000000000000000'
0004200	D3C5C4C2 D940C6D7			1244 DC CL48'LEDBR FPCR pairs 3-4'
0004230	00000000 F8000000			1245 DC XL16'00000000F80000000800000F8008000'
0004240	D3C5C4C2 D940C6D7			1246 DC CL48'LEDBR FPCR pairs 5-6'
0004270 0004280	00000000 F8000000 D3C5C4C2 D940C6D7			1247 DC XL16'00000000F80000000280000F8002C00' 1248 DC CL48'LEDBR FPCR pairs 7-8'
0004280	00280000 F8002C00			1249 DC XL16'00280000F8002C0000280000F8002800'
00042C0				1250 DC CL48'LEDBR FPCR pairs 9-10'
00042F0				1251 DC XL16'00280000F800280000180000F8001000'
	D3C5E7C2 D940C6D7			1252 DC CL48'LEXBR FPCR pairs 11-12'
	00180000 F8001000			1253 DC XL16'00180000F800100000280000F8002000'
	D3C5E7C2 D940C6D7			1254 DC CL48'LEXBR FPCR pair 13'
0004370	00280000 F8002000	00000007	00000001	1255 DC XL16'00280000F80020000000000000000000' 1256 LTOSFLGS NUM EQU (*-LTOSFLGS GOOD)/64
		00000007	00000001	1257 *
				1258 *
		00004380	00000001	1259 LTOSRMO_GOOD EQU *
	D3C5C4C2 D9C1404E			1260 DC CL48'LEDBRA +exact FPCR modes 1-3, 7'
00043B0				1261 DC XL16'3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
00043C0				1262 DC CL48'LEDBRA +exact M3 modes 1, 3-5'
	3FFFFFFF 3FFFFFFF D3C5C4C2 D9C1404E			1263 DC XL16'3FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF
0004430				1265 DC XL16'3FFFFFFFFF0000000000000000000'
	D3C5C4C2 D9C14060			1266 DC CL48'LEDBRA -exact FPCR modes 1-3, 7'
0004470	BFFFFFF BFFFFFF			1267 DC XL16'BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
0004480	D3C5C4C2 D9C14060			1268 DC CL48'LEDBRA -exact M3 modes 1, 3-5'
00044B0				1269 DC XL16'BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
00044C0	D3C5C4C2 D9C14060			1270 DC CL48'LEDBRA -exact M3 modes 6, 7'
	BFFFFFFF BFFFFFFF D3C5C4C2 D9C1404E			1271 DC XL16'BFFFFFFFFFFFFFF000000000000000000' 1272 DC CL48'LEDBRA +tie odd EPCR modes 1-3 7'
9004500	D3C3C4C2 D3C1404E			1272 DC CL48'LEDBRA +tie odd FPCR modes 1-3, 7'

```
ASMA Ver. 0.2.1 bfp-002-loadr: Test IEEE Load Rounded
                                                                                    17 Aug 2022 11:48:24 Page
 LOC
          OBJECT CODE
                          ADDR1
                                  ADDR2
00004C30
        C000000 BFFFFFF
                                         1329 DC XL16'C0000000BFFFFFFC0000000BFFFFFFF'
                          1330 DC CL48'LEDBRA -near -inf M3 modes 6, 7'
00004C40
        D3C5C4C2 D9C14060
00004C70
        BFFFFFF C0000000
00004C80
        D3C5C4C2 D9C1404E
                                         1332 DC CL48'LEDBRA +overflow FPCR modes 1-3, 7'
        7F7FFFF 7F800000
00004CB0
00004CC0 D3C5C4C2 D9C1404E
00004CF0 7F800000 7F7FFFF
        D3C5C4C2 D9C1404E
00004D00
00004D30
       7F800000 7F7FFFF
        D3C5C4C2 D9C14060
                                         1338 DC CL48'LEDBRA -overflow FPCR modes 1-3, 7'
00004D40
        FF7FFFFF FF7FFFFF
00004D70
                                         1340 DC CL48'LEDBRA -overflow M3 modes 1, 3-5'
00004D80
        D3C5C4C2 D9C14060
00004DB0 FF800000 FF7FFFF
                                         1341 DC XL16'FF800000FF7FFFFFF800000FF7FFFFF'
                                    1342 DC CL48'LEDBRA -overflow M3 modes 6, 7'
00004DC0 D3C5C4C2 D9C14060
                           00004DF0
       FF7FFFF FF800000
                                         1344 DC CL48'LEDBRA +tiny tie odd FPCR modes 1-3, 7'
        D3C5C4C2 D9C1404E
00004E00
00004E30
        00000000 00000001
                           00004E40
        D3C5C4C2 D9C1404E
        00000001 00000001
00004E70
00004E80 D3C5C4C2 D9C1404E
00004EB0
        00000001 00000000
00004EC0
        D3C5C4C2 D9C14060
                                        1350 DC CL48'LEDBRA -tiny tie odd FPCR modes 1-3, 7'
00004EF0
        8000000 80000000
        D3C5C4C2 D9C14060
                                   1352 DC CL48'LEDBRA -tiny tie odd M3 modes 1, 3-5'
00004F00
        80000001 80000001
                                         1353 DC XL16'800000018000000180000000800000000
00004F30
00004F40
        D3C5C4C2 D9C14060
                                         1354 DC CL48'LEDBRA -tiny tie odd M3 modes 6, 7'
00004F70
        80000000 80000001
                                          1355 DC XL16'800000008000001000000000000000
                         00000030 00000001 1356 LTOSRMO NUM EQU (*-LTOSRMO GOOD)/64
                                          1357 *
                                          1358 *
                         00004F80 00000001 1359 LTOSRMOF_GOOD EQU *
00004F80 D3C5C4C2 D9C1404E
                                         1360 DC CL48 LEDBRA +exact FPC modes 1-3, 7 FCPR'
        00000001 00000002
                                         1361 DC XL16'0000000100000020000000300000007'
00004FB0
00004FC0
        D3C5C4C2 D9C1404E
                                         1362 DC CL48'LEDBRA +exact M3 modes 1, 3-5 FPCR'
                                         00004FF0
        0000000 00000000
                                         1364 DC CL48'LEDBRA +exact M3 modes 6, 7 FCPR'
00005000
        D3C5C4C2 D9C1404E
00005030
        0000000 00000000
                                         D3C5C4C2 D9C14060
                                         1366 DC CL48'LEDBRA -exact FPC modes 1-3, 7 FCPR'
00005040
00005070
        00000001 00000002
                                         1367 DC XL16'0000000100000020000000300000007'
00005080
        D3C5C4C2 D9C14060
                                         1368 DC CL48'LEDBRA -exact M3 modes 1, 3-5 FPCR'
        0000000 00000000
                                         000050B0
000050C0
        D3C5C4C2 D9C14060
                                         1370 DC CL48'LEDBRA -exact M3 modes 6, 7 FCPR'
000050F0
        0000000 00000000
                                         D3C5C4C2 D9C1404E
                                     1372 DC CL48'LEDBRA +tie odd FPC modes 1-3, 7 FCPR'
00005100
                                         1373 DC XL16'0000000100000020000000300000007'
00005130
        00000001 00000002
        D3C5C4C2 D9C1404E
                                         1374 DC CL48'LEDBRA +tie odd M3 modes 1, 3-5 FPCR'
00005140
        00080000 00080000
                                         1375 DC XL16'0008000000080000008000000080000'
00005170
                             00005180
        D3C5C4C2 D9C1404E
        00080000 00080000
000051B0
        D3C5C4C2 D9C14060
000051C0
                                         1379 DC XL16'0000000100000020000000300000007'
000051F0
        00000001 00000002
                                         1380 DC CL48'LEDBRA -tie odd M3 modes 1, 3-5 FPCR'
00005200
        D3C5C4C2 D9C14060
00005230
        00080000 00080000
                                         1381 DC XL16'0008000000080000008000000080000'
        D3C5C4C2 D9C14060
                                         1382 DC CL48'LEDBRA -tie odd M3 modes 6, 7 FCPR'
00005240
        00080000 00080000
                                         00005270
00005280
        D3C5C4C2 D9C1404E
                                         1384 DC CL48'LEDBRA +tie even FPC modes 1-3, 7 FCPR
```

```
ASMA Ver. 0.2.1 bfp-002-loadr: Test IEEE Load Rounded
                                                                                                 17 Aug 2022 11:48:24 Page
  LOC
            OBJECT CODE
                              ADDR1
                                       ADDR2
000059B0
         00280000 00080000
                                                1441
                                                     DC XL16'00280000000800000028000000080000'
000059C0
         D3C5C4C2 D9C14060
                                                1442 DC CL48'LEDBRA -overflow M3 modes 6, 7 FPCR'
000059F0
                                                00080000 00280000
                                                1444 DC CL48'LEDBRA +tiny tie odd FPCR modes 1-3, 7 FPCR'
00005A00
         D3C5C4C2 D9C1404E
                                                1445 DC XL16'00100001001000020010000300100007'
00005A30
         00100001 00100002
                                                1446 DC CL48'LEDBRA +tiny tie odd M3 modes 1, 3-5 FPCR
00005A40 D3C5C4C2 D9C1404E
00005A70
         00180000 00180000
                                               1447 DC XL16'001800000018000000180000001800000
                                               1448 DC CL48'LEDBRA +tiny tie odd M3 modes 6, 7 FPCR'
         D3C5C4C2 D9C1404E
00005A80
                                                1449 DC XL16'00180000001800000000000000000000000
00005AB0
         00180000 00180000
         D3C5C4C2 D9C14060
                                                1450 DC CL48'LEDBRA -tiny tie odd FPCR modes 1-3, 7 FPCR'
00005AC0
         00100001 00100002
                                                1451 DC XL16'00100001001000020010000300100007'
00005AF0
00005B00
         D3C5C4C2 D9C14060
                                                1452 DC CL48'LEDBRA -tiny tie odd M3 modes 1, 3-5 FPCR'
                                                1453 DC XL16'001800000018000000180000001
00005B30 00180000 00180000
                                                1454 DC CL48'LEDBRA -tiny tie odd M3 modes 6, 7 FPCR'
00005B40 D3C5C4C2 D9C14060
                                                1455 DC XL16'00180000001800000000000000000000000
00005B70 00180000 00180000
                             00000030 00000001 1456 LTOSRMOF_NUM EQU (*-LTOSRMOF_GOOD)/64
                                                1457 *
                                                1458 *
                                               1459 XTOSOUT_GOOD EQU *
                             00005B80 00000001
00005B80 D3C5E7C2 D9409985
                                                1460 DC CL48'LEXBR result pairs 1-2'
                                                1461 DC XL16'0000000000000003FC000003FC000000'
00005BB0
         0000000 00000000
00005BC0
         D3C5E7C2 D9409985
                                                1462 DC CL48'LEXBR result pairs 3-4'
                                                1463 DC XL16'BFC00000BFC000007FC080000000000000
00005BF0
         BFC00000 BFC00000
                                                1464 DC CL48'LEXBR result pairs 5-6'
00005C00 D3C5E7C2 D9409985
00005C30 7FC08800 7FC08800
                                                1465 DC XL16'7FC088007FC088007F800000207F0000'
00005C40
        D3C5E7C2 D9409985
                                                1466 DC CL48'LEXBR result pairs 7-8'
00005C70
         FF800000 A07F0000
                                                1467 DC XL16'FF800000A07F00007F800000207FFFFF'
00005C80 D3C5E7C2 D9409985
                                                1468 DC CL48'LEXBR result pairs 9-10'
                                                1469 DC XL16'FF800000A07FFFFF000000005F690000'
00005CB0
         FF800000 A07FFFFF
                                                1470 DC CL48'LEXBR result pair 11-12'
         D3C5E7C2 D9409985
00005CC0
00005CF0
         80000000 DF690000
                                                1471 DC XL16'8000000DF6900007F800000207F0000'
                                                1472 DC CL48'LEXBR result pair 13'
00005D00 D3C5E7C2 D9409985
                                                00005D30 FF800000 A07F0000
                             00000007 00000001 1474 XTOSOUT_NUM EQU (*-XTOSOUT_GOOD)/64
                                                1475 *
                                                1476 *
                             00005D40 00000001 1477 XTOSFLGS GOOD EQU *
                                                1478 DC CL48 LEXBR FPCR pairs 1-2'
00005D40
         D3C5E7C2 D940C6D7
         00000000 F8000000
                                                1479 DC XL16'00000000F800000000000000F8000000
00005D70
00005D80
         D3C5E7C2 D940C6D7
                                                1480 DC CL48'LEXBR FPCR pairs 3-4'
                                                1481 DC XL16'00000000F800000000800000F8008000'
00005DB0
         00000000 F8000000
00005DC0
         D3C5E7C2 D940C6D7
                                                1482 DC CL48'LEXBR FPCR pairs 5-6'
00005DF0
         00000000 F8000000
                                                1483 DC XL16'00000000F800000000280000F8002C00'
         D3C5E7C2 D940C6D7
                                                1484 DC CL48'LEXBR FPCR pairs 7-8'
00005E00
         00280000 F8002C00
                                                1485 DC XL16'00280000F8002C0000280000F8002800'
00005E30
                                                1486 DC CL48'LEXBR FPCR pairs 9-10'
00005E40
         D3C5E7C2 D940C6D7
         00280000 F8002800
                                                1487 DC XL16'00280000F800280000180000F8001000'
00005E70
                                                1488 DC CL48'LEXBR FPCR pairs 11-12'
00005E80
         D3C5E7C2 D940C6D7
                                                1489 DC XL16'00180000F800100000280000F8002000'
00005EB0
         00180000 F8001000
                                                1490 DC CL48'LEXBR FPCR pair 13'
00005EC0 D3C5E7C2 D940C6D7
00005EF0
         00280000 F8002000
                                                1491 DC XL16'00280000F8002000000000000000000000000
                             00000007 00000001 1492 XTOSFLGS_NUM EQU (*-XTOSFLGS_GOOD)/64
                                                1493 *
                                                1494 *
                             00005F00 00000001 1495 XTOSRMO GOOD EQU *
00005F00 D3C5E7C2 D9C1404E
                                                1496 DC CL48'LEXBRA +exact FPCR modes 1-3, 7'
```

```
ASMA Ver. 0.2.1 bfp-002-loadr: Test IEEE Load Rounded
                                                                                    17 Aug 2022 11:48:24 Page
 LOC
          OBJECT CODE
                          ADDR1
                                  ADDR2
00006630
        BFFFFFF BFFFFFF
                                          1554 DC CL48'LEXBRA -near zero M3 modes 6, 7'
00006640
        D3C5E7C2 D9C14060
00006670
        BFFFFFF C0000000
                                         00006680
        D3C5E7C2 D9C1404E
                                          1556 DC CL48'LEXBRA +near +inf FPCR modes 1-3, 7
        3FFFFFF 4000000
                                         1557 DC XL16'3FFFFFFF400000003FFFFFFF3FFFFFFF
000066B0
                             1558 DC CL48'LEXBRA +near +inf M3 modes 1, 3-5'
1559 DC XL16'400000003FFFFFFF400000003FFFFFFF'
1560 DC CL48'LEXBRA +near +inf M3 modes 6, 7'
000066C0
        D3C5E7C2 D9C1404E
000066F0
        4000000 3FFFFFF
        D3C5E7C2 D9C1404E
00006700
                                         1561 DC XL16'400000003FFFFFFF0000000000000000000
00006730
        4000000 3FFFFFF
       D3C5E7C2 D9C14060
                                         1562 DC CL48'LEXBRA -near -inf FPCR modes 1-3, 7'
00006740
00006770
        BFFFFFF BFFFFFF
                                         1563 DC XL16'BFFFFFFFFFFFFFC0000000BFFFFFFF
00006780
        D3C5E7C2 D9C14060
                                         1564 DC CL48'LEXBRA -near -inf M3 modes 1, 3-5
                                         1565 DC XL16'C0000000BFFFFFFC0000000BFFFFFFF'
000067B0 C0000000 BFFFFFF
                                      1566 DC CL48'LEXBRA -near -inf M3 modes 6, 7'
000067C0 D3C5E7C2 D9C14060
                                         000067F0
        BFFFFFF C0000000
00006800
        D3C5E7C2 D9C1404E
                                         1568 DC CL48'LEXBRA +overflow FPCR modes 1-3, 7'
00006830
       7F7FFFF 7F800000
                                         1569 DC XL16'7F7FFFFF7F8000007F7FFFFF7F7FFFFF
                           00006840 D3C5E7C2 D9C1404E
                                         1570 DC CL48'LEXBRA +overflow M3 modes 1, 3-5'
       7F800000 7F7FFFF
                                         1571 DC XL16'7F8000007F7FFFFF7F8000007F7FFFFF'
00006870
00006880
        D3C5E7C2 D9C1404E
000068B0 7F800000 7F7FFFF
                                         1573 DC XL16'7F8000007F7FFFF000000000000000000
000068C0
        D3C5E7C2 D9C14060
                                         1574 DC CL48'LEXBRA -overflow FPCR modes 1-3, 7'
                                         1575 DC XL16'FF7FFFFFFFFFFFFF800000FF7FFFF
000068F0
        FF7FFFFF FF7FFFFF
                                         1576 DC CL48'LEXBRA -overflow M3 modes 1, 3-5'
00006900 D3C5E7C2 D9C14060
        FF800000 FF7FFFF
                                          1577 DC XL16'FF800000FF7FFFFFF800000FF7FFFFF'
00006930
                                         1578 DC CL48'LEXBRA -overflow M3 modes 6, 7'
00006940
        D3C5E7C2 D9C14060
00006970
        FF7FFFF FF800000
                                         00006980 D3C5E7C2 D9C1404E
                                         1580 DC CL48'LEXBRA +tiny tie odd FPCR modes 1-3, 7'
                                         1581 DC XL16'0000000000000010000000000000001'
000069B0
        00000000 00000001
                                         1582 DC CL48'LEXBRA +tiny tie odd M3 modes 1, 3-5'
        D3C5E7C2 D9C1404E
000069C0
000069F0
        00000001 00000001
                                         1584 DC CL48'LEXBRA +tiny tie odd M3 modes 6, 7'
00006A00
        D3C5E7C2 D9C1404E
                           00000001 00000000
00006A30
        D3C5E7C2 D9C14060
                                         1586 DC CL48'LEXBRA -tiny tie odd FPCR modes 1-3, 7'
00006A40
        8000000 8000000
00006A70
                                    1588 DC CL48'LEXBRA -tiny tie odd M3 modes 1, 3-5'
00006A80
        D3C5E7C2 D9C14060
00006AB0
        80000001 80000001
                                         1589 DC XL16'8000000180000001800000000800000000
                                          1590 DC CL48'LEXBRA -tiny tie odd M3 modes 6, 7'
00006AC0 D3C5E7C2 D9C14060
                                          1591 DC XL16'80000000800000100000000000000000
00006AF0
        80000000 80000001
                         00000030 00000001 1592 XTOSRMO NUM EQU (*-XTOSRMO GOOD)/64
                                          1593 *
                                          1594 *
                         00006B00 00000001 1595 XTOSRMOF GOOD EQU *
                                          1596 DC CL48 LEXBRA +exact FPC modes 1-3, 7 FCPR'
00006B00
        D3C5E7C2 D9C1404E
00006B30
        00000001 00000002
                                          1597
                                              DC XL16'0000001000000020000000300000007'
00006B40
        D3C5E7C2 D9C1404E
                                          1598 DC CL48'LEXBRA +exact M3 modes 1, 3-5 FPCR'
                                          00006B70
        00000000 00000000
00006B80
        D3C5E7C2 D9C1404E
                                          1600 DC CL48'LEXBRA +exact M3 modes 6, 7 FCPR'
                                         00006BB0
        0000000 00000000
                                    D3C5E7C2 D9C14060
00006BC0
00006BF0
        00000001 00000002
                                         1603 DC XL16'0000000100000020000000300000007'
                                         1604 DC CL48'LEXBRA -exact M3 modes 1, 3-5 FPCR'
00006C00
        D3C5E7C2 D9C14060
00006C30
        0000000 00000000
                                         D3C5E7C2 D9C14060
                                         1606 DC CL48'LEXBRA -exact M3 modes 6, 7 FCPR'
00006C40
        0000000 00000000
                                          00006C70
00006C80
        D3C5E7C2 D9C1404E
                                         1608 DC CL48'LEXBRA +tie odd FPC modes 1-3, 7 FCPR'
```

ASMA Ver.	0.2.1 bfp-002-load	lr: Test I	EEE Load R	ounded	17 Aug 2022 11:48:24 Page 35
LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
0006СВ0	00000001 00000002				DC XL16'00000001000000020000000300000007'
0006CC0	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +tie odd M3 modes 1, 3-5 FPCR'
00006CF0	00080000 00080000				DC XL16'0008000000800000008000000000000000000
0006D00	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +tie odd M3 modes 6, 7 FCPR'
00006D30	00080000 00080000				DC XL16'0008000000800000000000000000000000000
00006D40	D3C5E7C2 D9C14060				DC CL48'LEXBRA -tie odd FPC modes 1-3, 7 FCPR' DC XL16'0000001000000020000000300000007'
00006D70 00006D80	00000001 00000002 D3C5E7C2 D9C14060				DC CL48'LEXBRA -tie odd M3 modes 1, 3-5 FPCR'
00000D80	00080000 00080000				DC XL16'0008000000800000080000000000000000000
00000DC0	D3C5E7C2 D9C14060				DC CL48'LEXBRA -tie odd M3 modes 6, 7 FCPR'
00000DE0	00080000 00080000				DC XL16'0008000000800000000000000000000000000
0006E00	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +tie even FPC modes 1-3, 7 FCPR'
0006E30	00000001 00000002				DC XL16'000000010000000200000003000000007'
00006E40	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +tie even M3 modes 1, 3-5 FPCR'
0006E70	0008000 00080000				DC XL16'0008000000800000080000000000000000000
0006E80	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +tie even M3 modes 6, 7 FCPR'
0006EB0	00080000 00080000				DC XL16'0008000000000000000000000000000000000
0006EC0	D3C5E7C2 D9C14060				DC CL48'LEXBRA -tie even FPC modes 1-3, 7 FCPR'
00006EF0	00000001 00000002				DC XL16'0000001000000020000000300000007'
00006F00 00006F30	D3C5E7C2 D9C14060 00080000				DC CL48'LEXBRA -tie even M3 modes 1, 3-5 FPCR' DC XL16'0008000008000000080000000000000000000
0006F40	D3C5E7C2 D9C14060				DC CL48'LEXBRA -tie even M3 modes 6, 7 FCPR'
0000F70	00080000 00080000				DC XL16'0008000000800000000000000000000000000
0006F80	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +false exact FPC modes 1-3, 7 FCPR'
0006FB0	00000001 00000002				DC XL16'000000100000020000000300000007'
0006FC0	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +false exact M3 modes 1, 3-5 FPCR'
0006FF0	0008000 00080000				DC XL16'0008000000800000008000000000000'
0007000	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +false exact M3 modes 6, 7 FCPR'
00007030	00080000 00080000				DC XL16'0008000000080000000000000000000000000
00007040	D3C5E7C2 D9C14060				DC CL48'LEXBRA -false exact FPC modes 1-3, 7 FCPR'
00007070	00000001 00000002				DC XL16'0000001000000020000000300000007'
0007080	D3C5E7C2 D9C14060				DC CL48'LEXBRA -false exact M3 modes 1, 3-5 FPCR'
100070B0 100070C0	00080000 00080000 D3C5E7C2 D9C14060				DC XL16'0008000000800000080000000000000000000
00070C0 00070F0	00080000 00080000				DC CL48'LEXBRA -false exact M3 modes 6, 7 FCPR' DC XL16'0008000000800000000000000000000000000
0007010	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +near zero FPC modes 1-3, 7 FCPR'
0007130	00000001 00000002				DC XL16'000000100000002000000030000007'
0007140	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +near zero M3 modes 1, 3-5 FPCR'
0007170	00080000 00080000				DC XL16'00080000008000000800000080000'
0007180	D3C5E7C2 D9C1404E			1648	DC CL48'LEXBRA +near zero M3 modes 6, 7 FCPR'
00071B0	0008000 00080000				DC XL16'00080000008000000000000000000000000'
00071C0	D3C5E7C2 D9C14060				DC CL48'LEXBRA -near zero FPC modes 1-3, 7 FCPR'
00071F0	00000001 00000002				DC XL16'00000001000000020000000300000007'
0007200	D3C5E7C2 D9C14060				DC CL48'LEXBRA -near zero M3 modes 1, 3-5 FPCR'
0007230	00080000 00080000 D3C557C2 D9C14060				DC XL16'0008000000800000080000000000000000000
10007240 10007270	D3C5E7C2 D9C14060 00080000 00080000				DC CL48'LEXBRA -near zero M3 modes 6, 7 FCPR' DC XL16'00080000008000000000000000000000000'
0007270	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +near +inf FPC modes 1-3, 7 FCPR'
10007280 100072B0	00000001 00000002				DC XL16'0000001000000200000030000007'
0007250 00072C0	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +near +inf M3 modes 1, 3-5 FPCR'
00072F0	00080000 00080000				DC XL16'0008000000800000080000000000000000000
0007300	D3C5E7C2 D9C1404E				DC CL48'LEXBRA +near +inf M3 modes 6, 7 FCPR'
0007330	00080000 00080000				DC XL16'000800000080000000000000000000000000'
00007340	D3C5E7C2 D9C14060				DC CL48'LEXBRA -near -inf FPC modes 1-3, 7 FCPR'
0007370	00000001 00000002			1663	DC XL16'00000001000000020000000300000007'
0007380	D3C5E7C2 D9C14060			1664	DC CL48'LEXBRA -near -inf M3 modes 1, 3-5 FPCR'

ASMA Ver.	0.2.1 bfp-002-load	dr: Test IE	EE Load Ro	unded	17 Aug 2022 11:48:24	Page	37
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00007A30	FFF00000 00000000	0000000D	00000001	1721 DC XL16'FFF000000000000A3FF00000000000' 1722 XTOLOUT_NUM EQU (*-XTOLOUT_GOOD)/64 1723 *			
		00007A40	00000001	1724 * 1725 XTOLFLGS GOOD EQU *			
00007A40	D3C4E7C2 D940C6D7	00007A40	0000001	1726 DC CL48 LDXBR FPCR pairs 1-2'			
00007A70	00000000 F8000000			1727 DC XL16'00000000F800000000000000F8000000'			
00007A80	D3C4E7C2 D940C6D7			1728 DC CL48'LDXBR FPCR pairs 3-4'			
00007AB0	00000000 F8000000 D3C4E7C2 D940C6D7			1729 DC XL16'00000000F80000000800000F8008000' 1730 DC CL48'LDXBR FPCR pairs 5-6'			
00007AC0				1730 DC CL48'LDXBR FPCR pairs 5-6' 1731 DC XL16'00000000F80000000280000F8002C00'			
	D3C4E7C2 D940C6D7			1732 DC CL48'LDXBR FPCR pairs 7-8'			
00007B30				1733 DC XL16'00280000F8002C0000280000F8002800'			
	D3C4E7C2 D940C6D7			1734 DC CL48'LDXBR FPCR pairs 9-10'			
00007B70	00280000 F8002800 D3C4E7C2 D940C6D7			1735 DC XL16'00280000F800280000180000F8001000'			
	00180000 F8001000			1736 DC CL48'LDXBR FPCR pairs 11-12' 1737 DC XL16'00180000F800100000280000F8002000'			
	D3C4E7C2 D940C6D7			1738 DC CL48'LDXBR FPCR pair 13'			
00007BF0	00280000 F8002000			1739 DC XL16'00280000F8002000000000000000000000000			
		00000007	00000001	1740 XTOLFLGS_NUM EQU (*-XTOLFLGS_GOOD)/64			
				1741 * 1742 *			
		00007C00	00000001	1743 XTOLRMO GOOD EQU *			
00007C00	D3C4E7C2 D9C1404E			1744 DC CL48'LDXBRA +exact FPC modes 1, 2'			
00007C30	3FFFFFFF FFFFFFF			1745 DC XL16'3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
				1746 DC CL48'LDXBRA +exact FPC modes 3, 7'			
00007C70	3FFFFFFF FFFFFFF D3C4E7C2 D9C1404E			1747 DC XL16'3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
00007CB0				1749 DC XL16'3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
	D3C4E7C2 D9C1404E			1750 DC CL48'LDXBRA +exact M3 modes 4, 5'			
	3FFFFFFF FFFFFFF			1751 DC XL16'3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
	D3C4E7C2 D9C1404E			1752 DC CL48'LDXBRA +exact M3 modes 6, 7'			
	3FFFFFFF FFFFFFF D3C4E7C2 D9C14060			1753 DC XL16'3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
	BFFFFFFF FFFFFFF			1755 DC XL16'BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
	D3C4E7C2 D9C14060			1756 DC CL48'LDXBRA -exact FPC modes 3, 7'			
00007DB0				1757 DC XL16'BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
	D3C4E7C2 D9C14060			1758 DC CL48'LDXBRA -exact M3 modes 1, 3'			
	BFFFFFFF FFFFFFF D3C4E7C2 D9C14060			1759 DC XL16'BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
	BFFFFFFF FFFFFFF			1761 DC XL16'BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
00007E40	D3C4E7C2 D9C14060			1762 DC CL48'LDXBRA -exact M3 modes 6, 7'			
00007E70				1763 DC XL16'BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
	D3C4E7C2 D9C1404E			1764 DC CL48'LDXBRA +tie odd FPC modes 1, 2'			
	3FFFFFFF FFFFFFF D3C4E7C2 D9C1404E			1765 DC XL16'3FFFFFFFFFFFFFFFF4000000000000000000000			
	3FFFFFF FFFFFFF			1767 DC XL16'3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
00007F00	D3C4E7C2 D9C1404E			1768 DC CL48'LDXBRA +tie odd M3 modes 1, 3'			
	40000000 00000000			1769 DC XL16'4000000000000003FFFFFFFFFFFF			
	D3C4E7C2 D9C1404E			1770 DC CL48'LDXBRA +tie odd M3 modes 4, 5'			
	40000000 00000000 D3C4E7C2 D9C1404E			1771 DC XL16'4000000000000003FFFFFFFFFFFFFFFFFFFFFFF			
	4000000 00000000			1773 DC XL16'4000000000000003FFFFFFFFFFFFF			
00007FC0	D3C4E7C2 D9C14060			1774 DC CL48'LDXBRA -tie odd FPC modes 1, 2'			
00007FF0				1775 DC XL16'BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
0008000	D3C4E7C2 D9C14060			1776 DC CL48'LDXBRA -tie odd FPC modes 3, 7'			

```
ASMA Ver. 0.2.1 bfp-002-loadr: Test IEEE Load Rounded
                                                                                                     17 Aug 2022 11:48:24 Page
  LOC
             OBJECT CODE
                               ADDR1
                                         ADDR2
00008E30
          00000000 00000001
                                                  1889 DC XL16'0000000000000010000000000000001'
                                 1890 DC CL48'LDXBRA +tiny tie odd M3 modes 4, 5'
00008E40
          D3C4E7C2 D9C1404E
                             1890 DC CL48'LDXBRA +tiny tie odd M3 modes 4, 5'
1891 DC XL16'000000000000000000000000000000'
1892 DC CL48'LDXBRA +tiny tie odd M3 modes 6, 7'
1893 DC XL16'000000000000000000000000000000'
1894 DC CL48'LDXBRA -tiny tie odd FPC modes 1, 2'
1895 DC XL16'8000000000000000000000000000'
1896 DC CL48'LDXBRA -tiny tie odd FPC modes 3, 7'
1897 DC XL16'800000000000180000000000001'
1898 DC CL48'LDXBRA -tiny tie odd M3 modes 1, 3'
1899 DC XL16'8000000000000180000000000001'
1900 DC CL48'LDXBRA -tiny tie odd M3 modes 4, 5'
00008E70
          00000000 00000000
00008E80
          D3C4E7C2 D9C1404E
          00000000 00000001
00008EB0
00008EC0
          D3C4E7C2 D9C14060
00008EF0
          8000000 00000000
00008F00
          D3C4E7C2 D9C14060
00008F30
          8000000 00000001
00008F40
         D3C4E7C2 D9C14060
          8000000 00000001
00008F70
                                          00008F80
          D3C4E7C2 D9C14060
         8000000 00000000
00008FB0
                                                1902 DC CL48'LDXBRA -tiny tie odd M3 modes 6, 7'
00008FC0 D3C4E7C2 D9C14060
                                                  1903 DC XL16'8000000000000008000000000000001'
00008FF0 80000000 00000000
                              00000050 00000001 1904 XTOLRMO_NUM EQU (*-XTOLRMO_GOOD)/64
                                                  1905 *
                                                  1906 *
                              00009000 00000001 1907 XTOLRMOF GOOD EQU *
                                                  1908 DC CL48 LDXBRA +exact FPC modes 1-3, 7 FCPR'
00009000 D3C4E7C2 D9C1404E
00009030
                                                  1909 DC XL16'0000000100000020000000300000007'
          00000001 00000002
00009040
         D3C4E7C2 D9C1404E
                                                  1910 DC CL48'LDXBRA +exact M3 modes 1, 3-5 FPCR'
00009070
                                                  0000000 00000000
                              00009080
          D3C4E7C2 D9C1404E
          0000000 00000000
000090B0
000090C0
          D3C4E7C2 D9C14060
000090F0
          00000001 00000002
                             00009100
         D3C4E7C2 D9C14060
00009130
          0000000 00000000
          D3C4E7C2 D9C14060
00009140
00009170
          0000000 00000000
00009180 D3C4E7C2 D9C1404E
         00000001 00000002
000091B0
         D3C4E7C2 D9C1404E
000091C0
         00080000 00080000
000091F0
         D3C4E7C2 D9C1404E
00009200
00009230
          00080000 00080000
          D3C4E7C2 D9C14060
00009240
00009270
         00000001 00000002
00009280
         D3C4E7C2 D9C14060
          00080000 00080000
000092B0
000092C0
         D3C4E7C2 D9C14060
                                                  1930 DC CL48'LDXBRA -tie odd M3 modes 6, 7 FCPR
000092F0
         00080000 00080000
                                                  1932 DC CL48'LDXBRA +tie even FPC modes 1-3, 7 FCPR'
00009300
         D3C4E7C2 D9C1404E
                                                  1933 DC XL16'00000001000000020000000300000007'
00009330
          00000001 00000002
                                                 1934 DC CL48'LDXBRA +tie even M3 modes 1, 3-5 FPCR'
00009340
         D3C4E7C2 D9C1404E
                               00080000 00080000
00009370
00009380
          D3C4E7C2 D9C1404E
          00080000 00080000
000093B0
          D3C4E7C2 D9C14060
000093C0
000093F0
          00000001 00000002
00009400
          D3C4E7C2 D9C14060
00009430
          00080000 00080000
          D3C4E7C2 D9C14060
00009440
         00080000 00080000
00009470
                                                  1944 DC CL48'LDXBRA +false exact FPC modes 1-3, 7 FCPR
00009480
          D3C4E7C2 D9C1404E
```

ASMA Ver.	0.2.1 bfp-002-load	r: Test IEE	E Load Rounded	17 Aug 2022 11:48:24 Page 41
LOC	OBJECT CODE	ADDR1	ADDR2 STMT	
000094B0	00000001 00000002		1945	
000094C0	D3C4E7C2 D9C1404E			DC CL48'LDXBRA +false exact M3 modes 1, 3-5 FPCR'
000094F0	00080000 00080000			DC XL16'0008000000800000080000000000000000000
00009500	D3C4E7C2 D9C1404E		1948	· · · · · · · · · · · · · · · · · · ·
00009530	00080000 00080000		1949	
00009540	D3C4E7C2 D9C14060		1950	
00009570 00009580	00000001 00000002 D3C4E7C2 D9C14060			DC XL16'0000001000000020000000300000007' DC CL48'LDXBRA -false exact M3 modes 1, 3-5 FPCR'
00095B0	00080000 00080000			DC XL16'0008000000800000080000000000000000000
000035C0	D3C4E7C2 D9C14060			DC CL48'LDXBRA -false exact M3 modes 6, 7 FCPR'
000095F0	00080000 00080000			DC XL16'0008000000800000000000000000000000000
0009600	D3C4E7C2 D9C1404E			DC CL48'LDXBRA +near zero FPC modes 1-3, 7 FCPR'
00009630	00000001 00000002		1957	DC XL16'00000001000000020000000300000007'
00009640	D3C4E7C2 D9C1404E			DC CL48'LDXBRA +near zero M3 modes 1, 3-5 FPCR'
00009670	00080000 00080000			DC XL16'0008000000800000080000000000000000000
0009680	D3C4E7C2 D9C1404E			DC CL48'LDXBRA +near zero M3 modes 6, 7 FCPR'
000096B0	00080000 00080000			DC XL16'0008000000000000000000000000000000000
000096C0	D3C4E7C2 D9C14060			DC CL48'LDXBRA -near zero FPC modes 1-3, 7 FCPR'
000096F0 00009700	00000001 00000002 D3C4E7C2 D9C14060		1963	DC XL16'0000001000000020000000300000007' DC CL48'LDXBRA -near zero M3 modes 1, 3-5 FPCR'
00009700	00080000 00080000			DC XL16'0008000000800000080000000000000000000
00009730	D3C4E7C2 D9C14060			DC CL48'LDXBRA -near zero M3 modes 6, 7 FCPR'
00003740	00080000 00080000		1967	
0009780	D3C4E7C2 D9C1404E		1968	
00097B0	00000001 00000002		1969	$m{\epsilon}$
00097C0	D3C4E7C2 D9C1404E			DC CL48'LDXBRA +near +inf M3 modes 1, 3-5 FPCR'
000097F0	00080000 00080000			DC XL16'000800000080000008000000080000'
0009800	D3C4E7C2 D9C1404E			DC CL48'LDXBRA +near +inf M3 modes 6, 7 FCPR'
00009830	00080000 00080000			DC XL16'0008000000000000000000000000000000000
	D3C4E7C2 D9C14060		1974	
	00000001 00000002			DC XL16'0000001000000020000000300000007'
	D3C4E7C2 D9C14060 00080000 00080000			DC CL48'LDXBRA -near -inf M3 modes 1, 3-5 FPCR' DC XL16'0008000000800000008000000000000000000
	D3C4E7C2 D9C14060			DC CL48'LDXBRA -near -inf M3 modes 6, 7 FCPR'
	00080000 00080000			DC XL16'0008000000800000000000000000000000000
	D3C4E7C2 D9C1404E		1980	
	0000001 00200002			DC XL16'000000100200002000000300000007'
	D3C4E7C2 D9C1404E			DC CL48'LDXBRA +overflow M3 modes 1, 3-5 FPCR'
00009970	00280000 00080000			DC XL16'0028000000800000028000000080000'
	D3C4E7C2 D9C1404E			DC CL48'LDXBRA +overflow M3 modes 6, 7 FPCR'
00099B0	00280000 00080000			DC XL16'002800000080000000000000000000000000'
	D3C4E7C2 D9C14060			DC CL48'LDXBRA -overflow FPCR modes 1-3, 7 FPCR'
00099F0	00000001 00000002		1987	
0009A00 0009A30	D3C4E7C2 D9C14060		1988	
	00280000 00080000 D3C4E7C2 D9C14060			DC XL16'00280000000800000028000000080000' DC CL48'LDXBRA -overflow M3 modes 6, 7 FPCR'
0009A40	00080000 00280000			DC XL16'000800000280000000000000000000000'
	D3C4E7C2 D9C1404E			DC CL48'LDXBRA +tiny tie odd FPCR modes 1-3, 7 FPCR'
	00100001 00100002			DC XL16'00100001001000020010000300100007'
0009AC0	D3C4E7C2 D9C1404E			DC CL48'LDXBRA +tiny tie odd M3 modes 1, 3-5 FPCR'
0009AF0	00180000 00180000			DC XL16'00180000001800000018000000'
0009B00	D3C4E7C2 D9C1404E		1996	DC CL48'LDXBRA +tiny tie odd M3 modes 6, 7 FPCR'
0009B30	00180000 00180000		1997	DC XL16'0018000000180000000000000000000000000
	D3C4E7C2 D9C14060		1998	
	00100001 00100002			DC XL16'00100001001000020010000300100007'
0009B80	D3C4E7C2 D9C14060		2000	DC CL48'LDXBRA -tiny tie odd M3 modes 1, 3-5 FPCR'

```
ASMA Ver. 0.2.1 bfp-002-loadr: Test IEEE Load Rounded
                                                                                        17 Aug 2022 11:48:24 Page
                                                                                                                   42
 LOC
           OBJECT CODE
                           ADDR1
                                    ADDR2
00009BB0
        00180000 00180000
                                            2001
                                                 DC XL16'00180000001800000018000000180000'
        D3C4E7C2 D9C14060
                                            2002 DC CL48'LDXBRA -tiny tie odd M3 modes 6, 7 FPCR'
00009BC0
00009BF0 00180000 00180000
                                            2003 DC XL16'001800000018000000000000000000000
                          00000030
                                   00000001
                                           2004 XTOLRMOF_NUM EQU (*-XTOLRMOF_GOOD)/64
                                            2005 *
                                            2006 *
                          00009C00 00000001
                                           2007 LTOSOUO GOOD EQU *
                                            2008 DC CL48'LEDBR trap results 1-2'
        D3C5C4C2 D940A399
00009C00
        27F00000 00000000
                                            2009 DC XL16'27F0000000000000A7F000000000000000
00009C30
                                            2010 DC CL48'LEDBR trap results 3-4'
00009C40 D3C5C4C2 D940A399
        27FFFFF E0000000
                                            2011 DC XL16'27FFFFFFE0000000A7FFFFFFE00000000'
00009C70
00009C80
        D3C5C4C2 D940A399
                                            2012 DC CL48'LEDBR trap results 5-6'
00009CB0 56900000 000000000
                                            2013 DC XL16'569000000000000D690000000000000000
00009CC0 D3C5C4C2 D940A399
                                            2014 DC CL48'LEDBR trap results 7-8'
00009CF0 27F00000 00000000
                                            2015 DC XL16'27F0000000000000A7F0000000000000000
                          00000004
                                  00000001
                                           2016 LTOSOUO_NUM EQU (*-LTOSOUO_GOOD)/64
                                            2017 *
                                            2018 *
                                           2019 LTOSOUOF GOOD EQU *
                          00009D00 00000001
                                            2020 DC CL48 LEDBR trap FPCR 1-4'
00009D00 D3C5C4C2 D940A399
                                            2021 DC XL16'F8002C00F8002C00F8002800F8002800'
00009D30
        F8002C00 F8002C00
00009D40
        D3C5C4C2 D940A399
                                            2022 DC CL48'LEDBR trap FPCR 5-8'
00009D70 F8001000 F8001000
                                            2023 DC XL16'F8001000F8001000F8002000F8002000'
                          00000002 00000001 2024 LTOSOUOF_NUM EQU (*-LTOSOUOF_GOOD)/64
                                            2025 *
                                            2026 *
                          00009D80 00000001
                                           2027 XTOSOUO_GOOD EQU *
00009D80
        D3C5E7C2 D940A399
                                            2028 DC CL48'LEXBR trap results 1'
00009DB0
        207F0000 00000000
                                            00009DC0
        D3C5E7C2 D940A399
                                            2030
                                                DC CL48'LEXBR trap results 2'
00009DF0
        A07F0000 00000000
                                            00009E00
        D3C5E7C2 D940A399
                                            2032 DC CL48'LEXBR trap results 3'
        207FFFFF FE000000
                                            00009E30
        D3C5E7C2 D940A399
00009E40
                                            2034 DC CL48'LEXBR trap results 4'
00009E70 A07FFFFF FE000000
                                           00009E80 D3C5E7C2 D940A399
                                           2036 DC CL48'LEXBR trap results 5'
00009EB0
        5F690000 00000000
                                           D3C5E7C2 D940A399
                                           2038 DC CL48'LEXBR trap results 6'
00009EC0
        DF690000 00000000
                                            00009EF0
00009F00
        D3C5E7C2 D940A399
                                            2040 DC CL48'LEXBR trap results 7'
                                            00009F30
        207F0000 00000000
        D3C5E7C2 D940A399
                                            2042 DC CL48'LEXBR trap results 8'
00009F40
        A07F0000 00000000
00009F70
                                            00000008 00000001
                                           2044 XTOSOUO NUM EQU (*-XTOSOUO GOOD)/64
                                            2045 *
                                            2046 *
                                           2047 XTOSOUOF_GOOD EQU *
                          00009F80
                                   00000001
00009F80
        D3C5E7C2 D940A399
                                            2048 DC CL48'LEXBR trap FPCR 1-4'
00009FB0
        F8002C00 F8002C00
                                            2049 DC XL16'F8002C00F8002C00F8002800F8002800'
        D3C5E7C2 D940A399
                                            2050 DC CL48'LEXBR trap FPCR 5-8'
00009FC0
00009FF0 F8001000 F8001000
                                            2051 DC XL16'F8001000F8001000F8002000F8002000'
                          00000002 00000001
                                           2052 XTOSOUOF_NUM EQU (*-XTOSOUOF_GOOD)/64
                                            2053 *
                                            2054 *
                          0000A000 00000001
                                           2055 XTOLOUO GOOD EQU *
0000A000 D3C4E7C2 D940A399
                                            2056 DC CL48'LDXBR trap result 1'
```

ASMA Ver.	0.2.1 bfp-002-ld	adr: Test IE	EE Load Ro	unded			17 Aug 2022 11:48:24 Page 45
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				2123 *		VERIFICATI	**************************************
0000A320				2126 VERISUB	DS	0H	
				2127 * 2128 ** 2129 *	Loop	through the VERIF	Y TABLE
0000A320 0000A324 0000A328	4110 C32C 4120 0012		0000A5AC 00000012	2131 2132 2133	LA LA	R1,VERIFTAB R2,VERIFLEN R3,0	R1> Verify table R2 <== Number of entries Set top of loop
						·	
0000A32A	9846 1000 4D70 C0C2		00000000 0000A342	2135 2136	LM RAS	R4,R6,0(R1) R7,VERIFY	Load verify table values Verify results
	4110 100C		0000000C		LA BCTR	R1,12(,R1)	Next verify table entry Loop through verify table
0000A338 0000A33C	9500 C278 078D		0000A4F8	2140 2141	CLI BER	FAILFLAG,X'00' R13	Did all tests verify okay? Yes, return to caller
0000A33E	47F0 F238		00000238	2142	В	FAIL	No, load FAILURE disabled wait PSW
				2144 * 2145 ** 2146 *	Loop	through the ACTUA	AL / EXPECTED results
0000A342	0D80			2148 VERIFY	BASR	R8,0	Set top of loop
0000A34A 0000A34E	D50F 4000 5030 4770 C0DA 4140 4010 4150 5040 0668	0000000			CLC BNE LA LA BCTR	0(16,R4),48(R5) VERIFAIL R4,16(,R4) R5,64(,R5) R6,R8	Actual results == Expected results? No, show failure Next actual result Next expected result Loop through results
0000A358	07F7			2156	BR	R7	Return to caller

ASMA Ver.	0.2.1 bfp-002-load	r: Test IE	EE Load Ro	unded				17 Aug 2022 11:48:24	Page	47
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				2205 * 2206 *:	*	Forma	t and show them tl	he ACTUAL ("Got") results		
	D205 C210 C40E F384 C216 C24C	0000A490 0000A496	0000A68E 0000A4CC	2207 * 2208 2209		MVC UNPK		: ' R+1),AACTUAL(L'AACTUAL+1)		
0000A3EE 0000A3F2	9240 C21E DC07 C216 C178	0000A496	0000A49E 0000A3F8	2210 2211		MVI TR	BLANKEQ,C'' FAILADR,HEXTRTAB			
0000A3F8 0000A3FE 0000A402	F384 C221 4000 9240 C229 DC07 C221 C178	0000A4A1	00000000 0000A4A9 0000A3F8	2213 2214 2215		UNPK MVI TR	FAILVALS+(0*9)(9 FAILVALS+(0*9)+8 FAILVALS+(0*9)(8	,Ċ'''		
0000A408	F384 C22A 4004	0000A4AA	00000004	2217		UNPK	FAILVALS+(1*9)(9),(1*4)(5,R4)		
0000A40E 0000A412	9240 C232 DC07 C22A C178	0000A4AA	0000A4B2 0000A3F8	2218 2219		MVI TR	FAILVALS+(1*9)+8 FAILVALS+(1*9)(8			
0000A418 0000A41E 0000A422	F384 C233 4008 9240 C23B DC07 C233 C178	0000A4B3	00000008 0000A4BB 0000A3F8	2221 2222 2223		UNPK MVI TR	FAILVALS+(2*9)(9) FAILVALS+(2*9)+8 FAILVALS+(2*9)(8)	,Ĉ' '		
0000A428	F384 C23C 400C	0000A4BC	0000000C	2225		UNPK	FAILVALS+(3*9)(9)),(3*4)(5,R4)		
0000A42E 0000A432	9240 C244 DC07 C23C C178	0000A4BC	0000A4C4 0000A3F8	2226 2227		MVI TR	FAILVALS+(3*9)+8 FAILVALS+(3*9)(8			
	4100 0035 4110 C210 4520 C27A		00000035 0000A490 0000A4FA	2229 2230 2231		LA LA BAL	R0,L'FAILMSG2 R1,FAILMSG2 R2,MSG	<pre>R0 <== length of message R1> the message text itself Go display this message</pre>		
0000A440	9805 C250		0000A41A	2233		LM	R0,R5,SAVER0R5	Restore registers		
	47F0 C0CE		0000A4D0			В	VERINEXT	Continue with verification		
0000A44C 0000A44C	C3D6D4D7 C1D9C9E2			2236 F/ 2237	AILMSG1		OCL68 CL20'COMPARISON	FAILURE! '		
0000A460	4D8485A2 83998997			2238 F	AILDESC	DC	CL48'(description	n)'		
	40404040 4040 C1C1C1C1 C1C1C1C1			2241 W/ 2242 F/	AILMSG2 ANTGOT AILADR	DC DC	OCL53 CL6' ' CL8'AAAAAAAA'	'Want: ' -or- 'Got: '		
0000A49E 0000A4A1	407E40 88888888 88888888				LANKEQ AILVALS		CL3' = ' CL36'hhhhhhhhh hhl	hhhhhh hhhhhhh hhhhhhhh '		
0000A4C8 0000A4CC	0000000			2247 A	EXPECT ACTUAL	DC	F'0' F'0'	<pre>==> Expected ("Want") results ==> Actual ("Got") results</pre>		
	00000000 00000000 F0F1F2F3 F4F5F6F7	0000A3F8	00000010	2249 CI	AVERØR5 HARHEX EXTRTAB	DC	6F'0' CL16'0123456789AI CHARHEX-X'F0'	Registers RÓ - R5 save area BCDEF' Hexadecimal translation table		
0000A4F8	00				AILFLAG		X'00'	FF = Fail, 00 = Success		

ASMA Ver.	0.2.1 bfp-002-load	r: Test IE	EE Load Ro	unded			17 Aug 2022 11:48:24 Page 48
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			

0000A4FA 0000A4FE	4900 C404 07D2		0000A684	2257 MSG 2258	CH BNHR	R0,=H'0' R2	Do we even HAVE a message? No, ignore
0000A500	9002 C2B0		0000A530	2260	STM	R0,R2,MSGSAVE	Save registers
0000A504 0000A508	4900 C406 47D0 C290		0000A686 0000A510	2262 2263	CH BNH	R0,=AL2(L'MSGMSG) MSGOK	Message length within limits? Yes, continue
0000A50C	4100 005F		0000005F	2264	LA	R0,L'MSGMSG	No, set to maximum
0000A510	1820			2266 MSGOK	LR	R2,R0	Copy length to work register
0000A512 0000A514	0620 4420 C2BC		0000A53C	2267 2268	EX	R2,0 R2,MSGMVC	Minus-1 for execute Copy message to O/P buffer
0000A518 0000A51C	4120 200A 4110 C2C2		0000000A 0000A542	2270 2271	LA LA	R2,1+L'MSGCMD(,R2) R1,MSGCMD	Calculate true command length Point to true command
0000A520 0000A524 0000A528	83120008 4780 C2AA 0000		0000A52A	2273 2274 2275	DC BZ DC	X'83',X'12',X'0008' MSGRET H'0'	Issue Hercules Diagnose X'008' Return if successful CRASH for debugging purposes
0000A52A 0000A52E	9802 C2B0 07F2		0000A530	2277 MSGRET 2278	LM BR	R0,R2,MSGSAVE R2	Restore registers Return to caller
	00000000 00000000 D200 C2CB 1000	0000A54B	00000000	2280 MSGSAVE 2281 MSGMVC	DC MVC	3F'0' MSGMSG(0),0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040			2283 MSGCMD 2284 MSGMSG	DC DC	C'MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0.2.1 bfp-002-lo	adr: Test I	EEE Load Ro	unded		17 Aug 2022 11:48:24 Page 49
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				2286	*****	***************
				2287		VERIFY TABLE

				2289		
				2290	`	tual results), A(expected results), A(#of results)
				2291		****************
000A5AC	00001000				VERIFTAB DC	0F'0'
000A5AC	00001000			2295	DC	A(LTOSOUT)
000A5B0	00004000			2296	DC	A(LTOSOUT_GOOD)
000A5B4	00000007			2297	DC *	A(LTOSOUT_NUM)
000A5B8	00001000			2298 2299		A / L TOCEL CC \
	00001080				DC	A(LTOSFLGS)
000A5BC	000041C0 00000007			2300 2301	DC DC	A(LTOSFLGS_GOOD)
DUCABOO	/ שששששש			2301		A(LTOSFLGS_NUM)
000A5C4	00001100			2303	DC	A(LTOSRMO)
000A5C8	00004380			2304	DC	A(LTOSRMO_GOOD)
000A5CC	00000030			2305	DC	A(LTOSRMO_NUM)´
				2306		
000A5D0	00001500			2307	DC	A(LTOSRMOF)
000A5D4	00004F80			2308	DC	A(LTOSRMOF_GOOD)
000A5D8	00000030			2309	DC	A(LTOSRMOF_NUM)
				2310		
000A5DC	00001900			2311	DC	A(XTOSOUT)
000A5E0	00005B80			2312	DC	A(XTOSOUT_GOOD)
000A5E4	00000007			2313	DC	A(XTOSOUT_NUM)
0001550	00001000			2314		A / VTOCEL CC \
000A5E8 000A5EC	00001980			2315	DC	A(XTOSFLGS)
000A5EC	00005D40 00000007			2316 2317	DC DC	A(XTOSFLGS_GOOD) A(XTOSFLGS_NUM)
DOUASTO	0000007			2318		A(X103FLG3_NON)
000A5F4	00001A00			2319	DC	A(XTOSRMO)
000A5F8	00001A00			2320	DC	A(XTOSKNO) A(XTOSRMO GOOD)
000A5FC	00000100			2321	DC	A(XTOSRMO_NUM)
COORDIC	0000000			2322		/(/// 05///0_NO//)
000A600	00001E00			2323	DC	A(XTOSRMOF)
000A604	00001E00			2324	DC	A(XTOSRMOF GOOD)
000A608	00000030			2325	DC	A(XTOSRMOF NUM)
				2326		· · /
000A60C	00002200			2327	DC	A(XTOLOUT)
000A610	00007700			2328	DC	A(XTOLOUT_GOOD)
000A614	000000D			2329	DC	A(XTOLOUT_NUM)´
				2330	*	
000A618	00002300			2331	DC	A(XTOLFLGS)
000A61C	00007A40			2332	DC	A(XTOLFLGS_GOOD)
000A620	00000007			2333	DC	A(XTOLFLGS_NUM)
0001634	00003400			2334		A (VTOLDMO)
000A624	00002400			2335	DC	A(XTOLRMO)
000A628	00007C00			2336	DC	A(XTOLRMO_GOOD)
000A62C	00000050			2337 2338	DC *	A(XTOLRMO_NUM)
000A630	00002B00			2339	DC	A(XTOLRMOF)
000A634	00002600			2340	DC	A(XTOLRMOF) A(XTOLRMOF GOOD)
000A634	00000000			2341	DC	A(XTOLRMOF NUM)
333A330				_J-T-I	DC	

SMA Ver.	0.2.1 bfp-002-lo	adr: Test I	EEE Load R	ounded			17 Aug 2022 11:48:24 Pa	ge 51
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000A684				2369	END			
000A684	0000			2370		=H'0'		
000A686	005F			2371		=AL2(L'MSGMSG)		
000A688	E68195A3 7A40			2372		=AL2(L'MSGMSG) =CL6'Want: '		
000A68E	C796A37A 4040			2373		=CL6'Got: '		

	•		Test IEE											17 Aug	2022	11:48:	24 Pa	ge 5:
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
AACTUAL	F	00A4CC	4	2247	2174	2209												
AEXPECT	F	00A4C8	4	2246	2176	2181												
AHELPERS	A	00027C	4	274	264	324	246	2.40	257	4477	1170	1101	1100	1106	1100	1100	1100	1106
BFPLDRND	J	000000	42644	191	241	244	246	249	257	1177	1179	1181	1183	1186	1188	1190	1192	1196
DLANKEO	C	00A49E	7	2243	1198 2182	1200 2210	1202	1205	1207	1209	1211	1213	1215	1221				
BLANKEQ CHARHEX	C	00A49E 00A4E8	3 16	2243	2102	2210												
CTLR0		000308	4	334	280	281	282											
FAIL	'T	000308	4	272	2142	201	202											
FAILADR	Ċ	000236 00A496	8	2242	2181	2183	2209	2211										
FAILDESC	Č	00A460	48	2238	2167	2103	2203	2211										
FAILFLAG	X	00A4F8	1	2251	2140	2163												
FAILMSG1	C	00A44C	68	2236	2168	2169												
FAILMSG2	C	00A490	53	2240	2201	2202	2229	2230										
FAILPSW	Χ	0002F8	8	332	272													
FAILVALS	C	00A4A1	36	2244	2185	2186	2187	2189	2190	2191	2193	2194	2195	2197	2198	2199	2213	2214
					2215	2217	2218	2219	2221	2222	2223	2225	2226	2227				
FPCREGNT	X	00030C	4	335	414	490	496	502	508	516	521	526	531	536	541	569	645	651
					657	663	671	676	681	686	691	696	724	801	807	813	819	825
					830	835	840	845	850									
FPCREGTR	Χ	000310	4	336	420	449	574	604	729	759								
FPR0	U	000000	1	211	413	415	421	448	450	486	492	498	504	510	517	522	527	532
					537	542	567	570	576	602	605	641	647	653	659	665	672	677
					682	687	692	697	722	725	731	757	760	796	803	809	815	821
EDD1		000001	4	242	826	831	836	841	846	851	4.47	450	454	400	400	400	400	504
FPR1	U	000001	1	212	412	415	416	419	421	422	447	450	451	492	493	498	499	504
					505	510	511	517	518	522	523	527	528	532	533	537	538	542
					543 666	570 672	575 673	576 677	577 678	605 682	606 683	647 687	648 688	653 692	654 693	659 697	660 698	665 725
					726	730	731	732	760	761	803	804	809	810	815	816	821	822
					826	827	831	832	836	837	841	842	846	847	851	852	021	022
FPR10	U	A00000	1	221	020	027	051	032	050	037	041	0+2	040	047	031	032		
FPR11	Ü	00000B	1															
FPR12	Ü	00000C	$\bar{1}$	223														
FPR13	Ū	0000D	1	224														
FPR14	U	00000E	1	225														
FPR15	U	00000F	1	226														
FPR2	U	000002	1	213														
FPR3	U	000003	1	214	607	762												
FPR4	U	000004	1	215														
FPR5	U	000005	1	216														
FPR6	U	000006	1	217														
FPR7	U	000007	1	218														
FPR8	U	800000	1	219														
FPR9	U	000009	1	220	220													
GOODPSW	X	0002E8	8	331	328	274												
HELPERS HEXTRTAB	H U	00A280 00A3F8	2 16	2082 2250	229 2091	274 2095	2099	2102	2107	2102	2127	2191	2105	2100	2211	2215	2219	2223
ILVIVIAD	U	UUASEO	10	2230	2091	2033	2033	2103	210/	2103	210/	Z 1 3 1	2133	2133	2211	2213	2213	2223
IMAGE	1	000000	42644	0	2221													
LDXBR	T	00064C	42044	716	301													
LDXBRA	Ť	0006D0	4	710	303													
	Ť	000696	4	751	318													
I DXBROUT		~~~~~	7	, , , ,	2 ± 0													
LDXBROUT I FDBR	Ŧ		4	406	287													
LDXBROUT LEDBR LEDBRA	I I	0003A4 000424	4 4	406 480	287 289													

	•		Test IEE											ı, Aug	2022	11:48:2	. + ra	8c	53
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES													
EXBR	I	0004F6	4	561	294														
EXBRA	I	00057A	4	635	296														
EXBROUT	I	000540	4	596	313														
TOSBAS	F	000314	4	344	286														
TOSCT	Ü	000068	1	899	345														
TOSFLGS	Ü	001080	0	1179	348	2299													
TOSFLGS_GOOD	Ŭ	0041C0	1	1241	1256	2300													
TOSFLGS_NUM	Ü	000007	1	1256	2301	2300													
TOSIN	D	000007 0007A8	8	882	899	346													
TOSIN		0007A8		889	900	382													
	D		8																
TOSINRM	D	000810	8	906	962	364													
TOSOU	F	000374	4	380	307														
TOSOUCT	U	000040	1	900	381														
TOSOUO	U	003000	0	1205	383	2343													
TOSOUOF	U	003080	0	1207	384	2347													
TOSOUOF_GOOD	U	009D00	1	2019	2024	2348													
TOSOUOF_NUM	U	000002	1	2024	2349														
TOSOUO_GOOD	U	009C00	1	2007	2016	2344													
TOSOUO_NUM	U	000004	1	2016	2345														
TOSOUT _	U	001000	0	1177	347	2295													
TOSOUT GOOD	Ū	004000	1	1223	1238	2296													
TOSOUT_NUM	Ü	000007	$\bar{1}$	1238	2297														
TOSRM	F	000344	4	362	288														
TOSRMCT	Ü	000080	1	962	363														
TOSRMO	Ü	001100	0	1181	365	2303													
TOSRMOF	Ü	001100	0	1183	366	2307													
		001300 004F80	1	1359	1456	2308													
TOSRMOF_GOOD	U		1		2309	2300													
TOSRMOF_NUM	U	000030	1	1456		2204													
TOSRMO_GOOD	U	004380	1	1259	1356	2304													
TOSRMO_NUM	Ū	000030	1	1356	2305														
SG	Ţ	00A4FA	4	2257	2111	2170	2203	2231											
SGCMD	C	00A542	9	2283	2270	2271													
SGMSG	C	00A54B	95	2284		2281	2262												
SGMVC	I	00A53C	6	2281	2268														
SGOK	I	00A510	2	2266	2263														
SGRET	I	00A52A	4	2277	2274														
SGSAVE	F	00A530	4	2280	2260	2277													
CINTCD	Н	00008E	2	242	259	2089													
CNOTDTA	I	00020C	4	263	260														
COLDPSW	U	000150	0	244	261	2093	2097	2101	2105										
GMCK	H	00A280	2	2088	265		- - •	_ ~ _	-										
GMCOMMA	C.	00A2F6	1	2118	2090														
GMPSW	Č	00A2FC	36	2120	2093	2094	2095	2097	2098	2099	2101	2102	2103	2105	2106	2107			
ROGCHK	Н	000200	2	258	250	2004	2000	200,	2000	2000		2102	_105	2105	2100				
ROGCODE	(000200 00A2F2	4	2117	2089	2091													
ROGMSG	C	00A2F2	66	2117	2109	2110													
ROGPSW	, D	000228		271	2109	2110													
	D		8			266	200	202	2100	2162	2160	2201	2220	2222	2257	2260	2262	2264	
9	U	000000	1	192	263 2266	266 2277	280	282	2109	2162	2168	2201	2229	2233	2257	2260	2262	2264	
1	U	000001	1	193	571	2110	2131	2135	2137	2169	2202	2230	2271	2281					
_ 10	Ü	00000A	1	202	286	288	293	295	300	302	307	312	317	406	407	441	442	480	
	-	 	_	_ J _	481	561	562	596	597	635	636	716	717	751	752	790	791		
11	U	00000B	1	203															
12	Ū	00000C	1	204	229	264	324	410	428	445	457	484	549	565	583	600	613	639	
	-		_		704	720	738	755	768	794	858								
13	U	00000D	1	205	265	287	289	294	296	301	303	308	313	318	325	409	429	444	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES													
3111002		171202	ELITOTI	<i>D E</i> 1 1 1 1															
					458 859	483 2113	550	564	584	599	614	638	705	719	739	754	769	793	
R14	U	00000E	1	206	268	269	2141 326	327											
R15	Ü	00000E	1	207	228	263	266	321											
R2	Ü	000002	$\overline{1}$	194	406	408	428	441	443	457	480	482	549	561	563	568	583	596	
					598	603	613	635	637	704	716	718	723	738	751	753	758	768	
					790	792	797	858	2111	2132	2138	2170	2203	2231	2258	2260	2266	2267	
22	U	000003	1	195	2268 406	2270 413	2277 425	2278 441	448	454	480	486	546	561	567	568	580	596	
₹3	U	000003	1	193	602	603	610	635	641	701	716	722	723	735	751	757	758	765	
					790	796	797	855	2133	2138	710	, , ,	, 23	755	, , ,	, , ,	750	, 03	
R4	U	000004	1	196	2135	2150	2152	2174	2213	2217	2221	2225							
₹5	U	000005	1	197	2150	2153	2162	2167	2175	2176	2185	2189	2193	2197	2233				
R6	U	000006	1	198	2135	2154													
R7	U	000007	1	199	407	416	422	426	442	451	455 571	481	493	499	505	511	518	523	
					528 648	533 654	538 660	543 666	547 673	562 678	571 683	577 688	581 693	597 698	606 702	607 717	611 726	636 732	
					736	752	761	762	766	791	804	810	816	822	827	832	837	842	
					847	852	856	2136	2156	, , , ,	004	010	010	022	027	052	05,	072	
88	U	000008	1	200	407	417	423	427	442	452	456	481	494	500	506	512	519	524	
					529	534	539	544	548	562	572	578	582	597	608	612	636	649	
					655	661	667	674	679	684	689	694	699	703	717	727	733	737	
					752	763	767	791	805	811	817	823	828	833	838	843	848	853	
R9	U	000009	1	201	857	2148	2154												
SAVERØR5	F	000005 00A4D0	4	2248	2162	2233													
SAVEREGS	F	00023C	4	273	263	266													
START	I	000280	4	280	247														
/ERIFAIL	I	00A35A	4	2162	2151														
/ERIFLEN	ñ	000012	1	2367	2132	2424													
VERIFTAB VERIFY	F T	00A5AC 00A342	4	2294 2148	2367 2136	2131													
VERINEXT	÷	00A34E	Z /	2148	2234														
/ERISUB	Ĥ	00A34E	2	2126	325														
NANTGOT	Ċ	00A490	6	2241	2180	2208													
(TOLBAS	F	000334	4	356	300														
KTOLCT	U	0000D0	1	1079	357														
(TOLFLGS	U	002300	0	1198	360	2331													
(TOLFLGS_GOOD	U	007A40	1	1725 1740	1740 2333	2332													
(TOLFLGS_NUM (TOLIN	U D	000007 000A60	8	1061	2333 1079	358													
KTOLIN	D	000A00	8	1068	1080	394													
(TOLINGO (TOLINRM	Ď	000B30	8	1085	1168	376													
(TOLOU	F	000394	4	392	317														
(TOLOUCT	U	000080	1	1080	393														
(TOLOUO	U	003200	0	1213	395	2359													
TOLOUOF TOLOUOF GOOD	U	003280 00A200	0	1215 2075	396 2080	2363 2364													
TOLOUOF_GOOD	U	000002	1	2075	2365	2304													
TOLOUO GOOD	Ü	00A000	1	2055	2072	2360													
(TOLOUO_NUM	Ü	000008	1	2072	2361														
(TOLOUT	U	002200	0	1196	359	2327													
TOLOUT_GOOD	U	007700	1	1695	1722	2328													
(TOLOUT_NUM	Ū	00000D	1	1722	2329														
CTOLRM	F	000364	4	374 1168	302 375														

ASMA Ver. 0.2.1 bfp-002-loadr: Test IEEE Load Rounded	17 Aug 2022 11:48:24 Page	56
MACRO DEFN REFERENCES	17 Aug 2022 11.40.24 Fage	30
No defined macros		

