	0.2.1 fix-page.as		J		16 Aug 2022 20:48:16 Page
C	OBJECT CODE	ADDR1	ADDR2	STMT	
				_	*******************
				3 * 4 *Testo	ase fix-page
				5 * A t	est case for "Simplified Execution Path" of the Fix
				6 * Pag 7 *	e E502 Assist instruction.
				8 *****	*******************
				9 * 10 *	fix-page.asm
				11 *	·
					ted and placed into public domain 09 OCT 2020 by Bob Polmanter.
				13 * Remo 14 *	ve runtest *Compare dependency on 2022-03-08 by Fish
					Fix Page E502 Assist instruction is tested against the definition
					he Simplified Execution Path as described in the System/370 sts for MVS, publication GA22-7079-1. The tests for the E502
				18 * exec	ution in the problem state are tested against the definition
					A22-7072-0 System/370 Extended Facility within the section titled ual-Machine Extended Facility Assist.
				21 *	
				22 * Test 23 * gene	data is assembled into this program, and some test data is rated by this program. The program itself verifies the resulting
				24 * stat	us of registers and condition codes via simple CLC comparison.
				25 * 26 *	
				27 * Test	s performed with Fix Page E502:
				28 * 29 * TEST	#1
					That GR14 contains the address of the next sequential instruction
				31 * 22 * 2	following the E502 instruction.
					That GR15 contains the contents of the fullword field MPLPFAL. That the PSW next instruction address is loaded with the fullword
				_	field MPLPFAL and that execution resumed at that location.
				35 * 36 * TEST	#2
				37 * 4.	Repeating the essence of Test #1, except that the PSW is in the
					problem state, and CR6 is set to indicate that a virtual machine is in the virtual supervisor state (CR6 bit 1=0) and the VM
				40 *	Extended Assist feature ("370E") is enabled (CR6 bit 29=1). When
					CR6 is set with these bits, this is the only case where E502 (and the other E5xx assists) are allowed to execute in real problem
				43 *	state. The conditions 1, 2, and 3 of Test #1 above are reverified
				44 * 45 *	for test #2.
				46 * TEST	
					Validates that when the PSW is in the problem state and CR6 bit 1=1 (Virtual problem state) while the 370E feature is enabled
				49 *	(CR6 bit 29=1) that E502 execution results in a privileged
				50 *	òperation excéption.
				51 * 52 * TEST	#4
				53 * 6.	Validates that when the PSW is in the problem state and CR6 bit
				54 * 55 *	29=0 (370E feature disabled) while CR6 also indicates bit 1=0 (virtual supervisor state) that E502 execution results in a
				56 *	privileged operation exception.
				57 *	

LOC	ASMA Ver.	0.2.1 fix-page.as	sm: Test the	Fix Page	E502 Assist			16 Aug 2022 20:48:16 Page	8
00000600 00000000 00000000 00000000 000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000000608 00000000         00000000         308 RESULTS3 DC X'00000000' Return code from test 3 (a) of RESULTS4 DC X'000000000' Return code from test 4 (b) of Return code from	00000600		0000038C	00000600	306 RESULTS1	L DC	X'00000000'	Return code from test 1	
	00000608	0000000			308 RESULTS	B DC	X'00000000'	Return code from test 3	
314 * control block; in this case, the location at MPLP+X'34' (MPLPFAL)   315 * must contain the address of where the assist should begin execution   316 * at the completion of the X'E502' instruction.   317 *   317 *   318 MPLP	00000610		00000610	00000700	311	ORG	STRTLABL+X'700	ð'	
00000700 0000000 318 MPLPP DC A(0) Relevant MPLP block definition 00000704 00000000 319 DC A(0) +4 00000708 00000000 320 DC A(0) +8 00000701 00000000 321 DC A(0) +C 00000710 00000000 321 DC A(0) +10 00000711 00000000 322 DC A(0) +10 00000711 00000000 323 DC A(0) +14 00000718 0000000 324 DC A(0) +16 00000718 0000000 325 DC A(0) +10 00000719 0000000 325 DC A(0) +10 00000710 00000000 325 DC A(0) +20 00000720 00000000 327 DC A(0) +20 00000720 00000000 328 DC A(0) +20 00000720 00000000 329 DC A(0) +20 00000730 0000000 329 DC A(0) +28 00000730 0000000 329 DC A(0) +28 00000730 0000000 330 MPLPFAL DC A(0) +30 00000731 00000000 331 MPLPFAL DC A(0) +34 00000732 00000000 332 DC A(0) +30 00000734 00000000 332 DC A(0) +34 00000734 00000000 334 PGSTART DC X'00002000' -> begin page to fix 00000734 00002000 335 PGEND DC X'00002000' -> begin page to fix 00000740 00002004 336 PGRND DC X'00002000' -> bedin page to fix 00000740 00002004 336 PGRND DC X'00002000' -> bedin page to fix 00000740 00002004 336 PGRND DC X'00002000' -> bedin page to fix 00000740 00002004 336 PGRND DC X'00002000' -> bedin page to fix 00000750 0000000 339 C6ZERO DC X'00002000' -> bedin page to fix 00000750 0000000 339 C6ZERO DC X'00000000' CR6 init 00000750 00000000 339 C6ZERO DC X'00000000' CR6 init 00000751 00000000 342 C6N370E DC X'00000000' CR6 init 00000752 00000000 342 C6N370E DC X'000000000' CR6 init 00000753 00000000 342 C6N370E DC X'00000000' CR6 Virtual Suprv state but 370E enabled 00000754 00000000 343 X					314 * contro 315 * must o	ol bloc contair	ck; in this case n the address of	e, the location at MPLP+X'34' (MPLPFAL)  f where the assist should begin execution	
00000704         0000000         319         DC         A(0)         +4           0000070C         0000000         320         DC         A(0)         +8           0000070C         0000000         321         DC         A(0)         +10           0000071         0000000         322         DC         A(0)         +14           0000071         0000000         324         DC         A(0)         +14           0000071         0000000         324         DC         A(0)         +18           0000071         0000000         325         DC         A(0)         +16           0000072         0000000         326         DC         A(0)         +20           0000072         0000000         327         DC         A(0)         +24           0000072         0000000         328         DC         A(0)         +28           0000072         0000000         329         DC         A(0)         +30           0000073         0000000         331         MPLFFAL         DC         A(0)         +34           0000073         0000000         331         MPLFFAL         DC         X'00002000'         -> begin page to	00000700	0000000			317 *				
0000070C         00000000         321         DC         A(0)         +C           00000714         00000000         322         DC         A(0)         +14           00000718         00000000         324         DC         A(0)         +18           00000710         00000000         325         DC         A(0)         +18           00000710         00000000         326         DC         A(0)         +20           00000724         00000000         327         DC         A(0)         +24           00000728         00000000         328         DC         A(0)         +28           00000730         00000000         329         DC         A(0)         +26           00000730         00000000         331         MPLPFAL         DC         A(0)         +30           00000731         00000000         331         MPLPFAL         DC         A(0)         +38           00000734         00000000         334         PGSTART         DC         X'00002000'         -> begin page to fix           00000740         00002000         334         PGSTART         DC         X'00002000'         -> end page to fix           00000740	00000704	0000000			319	DC	A(0)	+4	
00000714         00000000         323         DC         A\(0)         +14           00000718         00000000         324         DC         A\(0)         +18           00000710         00000000         325         DC         A\(0)         +1C           00000724         00000000         326         DC         A\(0)         +20           00000728         00000000         328         DC         A\(0)         +28           00000730         00000000         329         DC         A\(0)         +20           00000734         00000000         331         MPLPFAL         DC         A\(0)         +30           00000738         0000000         331         MPLPFAL         DC         A\(0)         +34           00000738         0000000         331         MPLPFAL         DC         A\(0)         +38           00000740         00002000         334         PGSTART         DC         X\(0)         +38           00000744         00002000         335         PGEND         DC         X\(0)0002000^1         -> begin page to fix           00000748         00002000         338         ADRC         DC         X\(0)0002000^1         -> end page t	0000070C	0000000			321	DC	A(0)	+C	
0000071C         00000000         325         DC         A(0)         +1C           00000724         0000000         326         DC         A(0)         +20           00000728         0000000         328         DC         A(0)         +28           00000730         00000000         329         DC         A(0)         +2C           00000731         00000000         331         MPLPFAL         DC         A(0)         +34           00000732         0000000         331         MPLPFAL         DC         A(0)         +38           00000730         00000000         334         PGSTART         DC         X'00002000'         -> begin page to fix           00000740         00002000         335         PGEND         DC         X'00002000'         -> end page to fix           00000744         00002000         335         PGEND         DC         X'00002000'         -> end page to fix           00000744         00002000         337         BADRC         DC         X'00002000'         -> end page to fix           00000748         0000000         338         GODDRC         DC         X'00002000'         -> end page to fix           00000750         00000000	00000714	0000000			323	DC	A(0)	+14	
00000724       00000000       327       DC       A(0)       +24         00000728       00000000       328       DC       A(0)       +28         00000730       0000000       329       DC       A(0)       +2C         00000731       0000000       331       MPLPFAL       DC       A(0)       +30         00000738       00000000       331       MPLPFAL       DC       A(0)       +38         0000073C       00002000       334       PGSTART       DC       X'00002000'       -> begin page to fix         0000074A       00002000       335       PGENDD       DC       X'00002000'       -> end page to fix         0000074A       00002044       336       PGRADD       DC       X'00002000'       -> end page to fix         0000074C       00000000       337       BADRC       DC       F'8'       Bad result code (test failed)         00000750       0000000       339       CGZERO       DC       X'00000000'       CR6 init         00000754       00000004       340       C6ALLOW       DC       X'00000000'       CR6 Virtual Suprv state + 370E enabled         00000750       00000000       342       C6N370E       DC       X'00000000	0000071C	0000000			325	DC	A(0)	+1C	
0000072C       00000000       329       DC       A(0)       +2C         00000730       0000000       331       MPLPFAL       DC       A(0)       +34         00000738       0000000       332       DC       A(0)       +38         0000073C       00002000       334       PGSTART       DC       X'00002000'       -> begin page to fix         00000740       00002000       335       PGEND       DC       X'00002000'       -> end page to fix         00000744       00002044       336       PGRADD       DC       X'00002000'       -> address within the page to be fixed         0000074C       00000008       337       BADRC       DC       F'8'       Bad result code (test failed)         00000750       0000000       338       GOODRC       DC       F'0'       Good result code (test success)         00000754       00000000       339       C6ZERO       DC       X'00000000'       CR6 init         00000758       40000004       340       C6ALLOW       DC       X'00000000'       CR6 Virtual Suprv state + 370E enabled         0000075C       00000000       342       C6ALDOW       DC       X'00000000'       CR6 Virtual Suprv state but 370E Disabled	00000724	0000000			327	DC	A(0)	+24	
00000734 0000000	0000072C	0000000			329	DC	A(0)	+2C	
0000073C       00002000       334 PGSTART DC X'00002000' -> begin page to fix         00000740       00002000       335 PGEND DC X'00002000' -> end page to fix         00000744       00002044       336 PGRADD DC X'00002044' -> address within the page to be fixed         00000748       00000008       337 BADRC DC F'8' Bad result code (test failed)         00000750       00000000       338 GOODRC DC F'0' Good result code (test success)         00000754       00000000       339 C6ZERO DC X'00000000' CR6 init         00000758       40000004       340 C6ALLOW DC X'00000004' CR6 Virtual Suprv state + 370E enabled         0000075C       00000000       342 C6N370E DC X'00000000' CR6 Virtual Suprv state but 370E Disabled					332		A(0)		
00000748       00000008       337 BADRC       DC       F'8'       Bad result code (test failed)         0000074C       00000000       338 GOODRC       DC       F'0'       Good result code (test success)         00000750       00000000       339 C6ZERO       DC       X'00000000'       CR6 init         00000754       000000004       340 C6ALLOW DC       X'00000004'       CR6 Virtual Suprv state + 370E enabled         0000075C       00000000       342 C6N370E DC       X'00000000'       CR6 Virtual Suprv state but 370E Disabled         343 *       343 *	00000740	00002000			334 PGSTART 335 PGEND	DC	X'00002000'	-> end page to fix	
00000754       00000004       340 C6ALLOW DC X'00000004' CR6 Virtual Suprv state + 370E enabled         00000758       40000004       341 C6VPROB DC X'40000004' CR6 Virtual Prob state + 370E enabled         0000075C       00000000       342 C6N370E DC X'00000000' CR6 Virtual Suprv state but 370E Disabled         343 *	00000748 0000074C	00000008 00000000			337 BADRC 338 GOODRC	DC DC	F'8' F'0'	Bad result code (test failed) Good result code (test success)	
343 *	00000754 00000758	00000004 40000004			340 C6ALLOW 341 C6VPROB	DC DC	X'00000004' X'40000004'	CR6 Virtual Suprv state + 370E enabled CR6 Virtual Prob state + 370E enabled	
	30000730				343 *		χ σσσσσσσσσσσσσσσσσσσσσσσσσσσσσσσσσσσσ	CRO VII CAUI SUPI V SCUCC DUC STOL DISABLEA	

CVMDO	T\/D-	\/A!!! <del>=</del>	LENGT	D = E + 1	DE	DENCE	_														
SYMBOL	TYPE	VALUE	LENGTH			RENCE															
MPLP	Α	0000A4	4	117	144	174	205	232													
ADRC	F	000748	4	337	147	177	212	239													
6ALLOW	X	000754	4	340	167																
6N370E	Χ	00075C	4	342	225																
5VPROB	Χ	000758	4	341	198																
6ZERO	Χ	000750	4	339	138																
OJ	U	0002F2	1	241	236																
AIL	Ī	00033C	4	273	247	249	251	253	264	266	270										
AIL1	Ū	000232	1	146	151						_, _										
AIL2	Ü	000270	1	176	181																
AIL3	Ü	0002BA	1	211	199																
AIL4	Ŭ	0002EC	1	238	226																
AILPSW	X	000210	8	297	273																
PA001	Ĵ	000000			2/3																
			1888	72	255																
iOODPSW	X	000368	8	295	255	100	200	225													
OODRC	F	00074C	1000	338	156	186	208	235													
MAGE	1	000000	1888	0	447																
IPLP	A	000700	4	318	117	4	1.55	40.	200	22-											
1PLPFAL	A	000734	4	331	140	154	169	184	200	227											
GEND	X	000740	4	335																	
GMFLIH	U	000320	1	262	110																
GMINTC	X	00008C	4	114	269																
GMNPSW	X	000068	4	110																	
GMOPSW	Χ	000028	4	104	271																
GRADD	Χ	000744	4	336	143	173	204	231													
GSTART	Χ	00073C	4	334	142	172	203	230													
RØ	U	000000	1	74	92	143	173	204	231												
R1	U	000001	1	75	125	126	127	128	129	139	140	142	151	152	153	155	168	169	172	181	182
10		000001	1	0.1	183	185	199	200	203	226	227	230									
R10	U	00000A	1	84																	
R11	U	00000B	1	85																	
112	U	00000C	1	86																	
R13	U	0000D	1	87																	
R14	U	00000E	1	88	152																
15	U	00000F	1	89	154	184															
R2	U	000002	1	76	142	172	203	230													
R3	U	000003	1	77																	
4	U	000004	1	78																	
15	U	000005	1	79																	
6	U	000006	1	80																	
.7	U	000007	1	81																	
18	U	80000	1	82	137	166	197	224	263	265											
9	U	000009	1	83																	
ESULTS1	X	000600	4	306	126	147	156	246													
ESULTS2	X	000604	4	307	127	177	186	248													
ESULTS3	X	000608	4	308	128	208	212	250													
ESULTS4	X	00060C	4	309	129	235	239	252													
TART	Н	000200	2	124	98																
TRTLABL	11	000200	1	73	97	100	103	106	109	112	116	123	305	311							
UCCESS1	11	00023C	1	150	139	100	103	100	103	112	110	123	دەد	711							
	U		_																		
UCCESS2	U	00027A	1	180	168																
UCCESS3	U	0002B0	1	207																	
SUCCESS4	U	0002E2	1	234																	
VC000	U	000354	1	286	281																
VC001 VCFLIH	U	00035C	1	290	283																
	U	000340	1	279	107																

MA Ver. 0.2.1	tix-pag	ge.asm: I	est the	FIX Pa	ige E5	02 AS	SIST				16 Aug	2022 20.4	0.10	Page	10
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFE	RENCE	S								
CINTC	X	000088	4	113	280	282									
CNPSW	X	000060	4	107											
OPSW	X	000020	4	101	287	288	291	292							
T1	U	000214	1	136											
ST2	U	000250	1	165	148										
T3	U	00028E	1	195	178										
T4	U	0002C0	1	222	209										
'CPSW	X	000370	8	296	284										
0'	F	000380	4	301	246	248	250	252							
1'	F	000384	4	302	263										
2'	F	000388	4	303	265										
_	•	000300	•	303	203										

SMA Ver. 0.2.1 fix-page.asm: Test the Fix Page E502 Assist	16 Aug 2022 20:48:16 Page	11
ACRO DEFN REFERENCES		
lo defined macros		

