ASMA Ver.	0.2.1	TRTR-02-pe	rformance	(Test	TRTR instructions) 19 Nov 2022 12:42:33 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				2	**************************************
				4	* TRTR instruction tests
				_	*  * NOTE: This test is based the CLCL-et-al Test
				7 8 9	* of the TRTR instruction.
				10 11 12	* The MSG routine is from the Hercules Binary
				13 14 15	* ** IMPORTANT! **
				16 17 18 19	<ul> <li>* This test uses the Hercules Diagnose X'008' interface</li> <li>* to display messages and thus your .tst runtest script</li> </ul>
				20 21	*
				22	
				25 26	* TRTR Performance instruction tests
				27 28 29	***************
				30 31 32	* instructions.
				33 34 35	*
				36 37	<pre>* where operand-1 is 256 bytes. *</pre>
				38 39 40 41	<ul> <li>* 2. TRTR with CC=1 - both operand-1 and</li> <li>* function code table cross page boundaries.</li> <li>* 3. TRTR with CC=2 - both operand-1 and</li> </ul>
				42 43 44	, $lacksquare$

ASMA Ver.	0.2.1	TRTR-02-pe	rformance	(Test	TRTR ins	truction	ons) 19 Nov 2022 12:42:33 Page 2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				46 47		******	*************
				48	* Examp	le Hercu	cules Testcase:
				49 50	*		
				51 52		*Testca mainsiz	case TRTR-02-performance (Test TRTR instructions)
				53 54	*	numcpu sysclea	
				55 56	*	archlvl	
				57 58	* *	loadcor	
				59 60		diag8cn #r	cmd enable # (needed for messages to Hercules console) 408=ff # (enable timing tests)
				61 62	*	runtest diag8cm	st 300 # (test duration, depends on host)
				63 64	*	*Done	a disable ii (leset sack to deladet)
				65	*	*Dolle	
				66 67		******	**************
				70	*		**************************************
		00000000	000014AF	72 73	* TRTR2TST	START 0	Α
00000000		00000000	00001471	74	TRTRETST		TRTR2TST,R0 Low core addressability
00000000 000001A0 000001A8	00000001 80000000 00000000 00000200	00000000	000001A0	76 77 78		DC X	TRTR2TST+X'1A0' z/Architecure RESTART PSW X'000000180000000' AD(BEGIN)
000001B0 000001D0	00020001 80000000	000001B0	000001D0	80			TRTR2TST+X'1D0' z/Architecure PROGRAM CHECK PSW X'00020001800000000'
000001D0 000001D8	00020001 8000000 00000000 0000DEAD			81 82			AD(X'DEAD')
000001E0		000001E0	00000200	84		ORG T	TRTR2TST+X'200' Start of actual test program

ASMA Ver.	0.2.1	TRTR-02-performance	(Test TRTR ins	structions)	19 Nov 2022 12:42:33 Page 3
LOC	OBJECT CODE	ADDR1 ADDR2	STMT		
			87 * 88 ****** 89 *	The actual "TRT	**************************************
			91 * Regis	ster Usage:	
			92 * 93 * R0	(work)	
			94 * R1 95 * R2 96 * R3	(work) (work) or MSG subr (work)	coutine call
			97 * R4 98 * R5 99 * R5-F	(work) TRTRTEST Base (of	current test)
			100 * R8 101 * R9 102 * R10-	First base registe Second base regist	
			103 * R13 104 * R14 105 * R15	• •	able - base current entry ine call or work
			106 * 107 *****	********	**********
00000200 00000200		00000200 00001200	109 110	USING BEGIN, R8 USING BEGIN+4096, R9	FIRST Base Register SECOND Base Register
00000200 00000202 00000204	0580 0680 0680		112 BEGIN 113 114	BALR R8,0 BCTR R8,0 BCTR R8,0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register
	4190 8800 4190 9800	00000800 00000800	116 117	LA R9,2048(,R8) LA R9,2048(,R9)	Initalize SECOND base register Initalize SECOND base register
			119 * 120 ** 121 *	Run the performance te	ests
0000020E	45E0 8328	00000528	122	BAL R14,TEST91	Time TRTR instruction (speed test)

ASMA Ver.	0.2.1	TRTR-02-pe	rformance	(Test	TRTR ins	tructi	ons)	19 Nov 2022 12:42:33 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				125	*	Test	for normal	**************************************
00000212	95FF 8208		00000408	128		CLI	TIMEOPT,X'	FF' Was this a timing run?
00000216	4770 8B30		00000D30	129		BNE	EOJ	No, timing run; just go end normally
	9525 8200		00000400	131		CLI	TESTNUM,X'	
0000021E	4770 8B48		00000D48	132		BNE	FAILTEST	No?! Then FAIL the test!
00000222	9599 8201		00000401	134		CLI	SUBTEST,X'	99' Did we end on expected SUB-test?
00000226	4770 8B48		00000D48	135		BNE	FAILTESŤ	No?! Then FAIL the test!
0000022A	47F0 8B30		00000D30	137		В	EOJ	Yes, then normal completion!
				139 140				**************************************
				141	*****			************
0000022E		0000022E	00000400	143		ORG	BEGIN+X'20	0'
00000100				144	TECTADOD	DC	an.	Where test/subtest mumbers will go
00000400	99				TESTADDR TESTNUM		0D X'99'	Where test/subtest numbers will go Test number of active test
00000401					SUBTEST		X'99'	Active test sub-test number
00000408 00000408	00			149 150	TIMEOPT	DS DC	0D X'00'	Set to non-zero to run timing tests
00000410				152		DS	0D	
00000410 00000420 00000424	00000000 00000000 00000000 00000000			154	SAVE3T5 SAVER2 SAVER13	DC DC DC	4F'0' F'0' F'0'	
00000428		00000428	00000528	157	3	ORG	*+X'100'	
00000420		00000420	00000J20	137		ONG	"TV IOO	

ASMA Ver.	0.2.1	TRTR-02-pe	rformance	(Test	TRTR inst	ructi	ons)	19 Nov 2022 12:42:33 Page	5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				160	* Def	ine c	ome helpful macros t	**************************************	
				163 164 165 166		MACRO OVERO LCLA SETA	NLY &NUM &CTR	&NUM = number of sets	
				167 168 169	.LOOP .* *	ANOP		Cat IDID arewards	
				170 171 172 173	.* &CTR		R3,R5,OPSPERF &CTR-1 (&CTR GT 0).LOOP	Get TRTR operands	
				174		MEND	(CCIR CI 0)12001		
				176		MACRO			
				177 178 179	&CTR		TR &NUM &CTR	&NUM = number of sets	
				181 182 183 184	*	LM TRTR	R3,R5,OPSPERF 0(255,R3),0(R5)	Load TRTR operands Do TRTR	
				185 186 187	.* &CTR	SETA AIF	&CTR-1 (&CTR GT 0).LOOP		
				188		MEND			

ASMA Ver.	0.2.1	TRTR-02-perfo	rmance (Test	TRTR inst	ructio	ons)	19 Nov 2022 12:42:33 Page
LOC	OBJECT CODE	ADDR1 A	DDR2 STMT				
							**********************************
			191		TEST9:		Time TRTR instruction (speed test)
			192	*****		****	**********
00000528	91FF 8208	00	000408 194	TEST91	TM	TIMEOPT,X'FF'	Is timing tests option enabled?
0000052C	078E		195		BZR	R14	No, skip timing tests
							, 1
0000052E	41D0 8BF0		000DF0 197		LA	R13,TRTRPERF	Point R13> testing control table
00000532		0000000	198		USING	TRTRTEST, R13	What each table entry looks like
		00000500	199		<b>5011</b>		
00000533	EADA 022/			TST91L0P		*	anna annuant muaf table base
00000532	50D0 8224	00	000424 201 202		ST	R13,SAVER13	save current pref table base
00000536	4360 D000	00	000000 203	^	IC	R6,TNUM	Set test number
0000053A	4260 8200		000400 204		STC	R6, TESTNUM	Set test number
			205		0.0	,	
			206		Initia	alize operand data	a (move data to testing address)
			207	*		·	
0000053E	58A0 D01C		00001C 208		L	R10,OP1WHERE	Where to move operand-1 data to
00000542	58B0 D008		000008 209		L	R11, OP1LEN	operand-1 length
00000546	50B0 D020		000020 210		ST	R11,OP1WLEN	and save for later
0000054A	5860 D004 5870 D008		000004 211		L	R6, OP1DATA	Where op1 data is right now How much of it there is
0000054E 00000552	0EA6	000	000008 212 213		MVCL	R7,0P1LEN R10,R6	How much of it there is
00000332	VLAU		214	*	MVCL	KIU, KU	
00000554	58A0 D024	00	000024 215		L	R10,OP2WHERE	Where to move operand-2 data to
00000558	58B0 D010		000010 216		Ĺ	R11, OP2LEN	How much of it there is
0000055C	5860 D00C		00000C 217		L	R6,ÓP2DATA	Where op2 data is right now
00000560	5870 D010	00	000010 218		L	R7,OP2LEN	How much of it there is
00000564	0EA6		219		MVCL	R10,R6	
00000566	9815 D014	00	000014 221		LM	R1,R5,OPSWHERE	get TRTR input; set OP addr to end
0000056A	1A34	00	222		AR	R3,R4	add OP length -1
0000056C	0630		223		BCTR	R3,0	add of teligen 1
0000056E	9035 8940	00	000B40 224		STM	R3,R5,OPSPERF	save for preformance test

ASMA Ver.	0.2.1	TRTR-02-pe	rformance	(Test T	RTR instru	ctio	ons)	1	9 Nov 2	022	12:42:33	Page	7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT									
				226 *·	******	***	******	******	******	***	*****	****	
				227 *			time the overhead						
				228 *:	*****	***	*******	********	*****	***	******	****	
00000572	5870 8B64		00000D64	230	L		R7,NUMLOOPS						
00000576	B205 8B68		00000D68	231			BEGCLOCK						
0000057A 0000057E			00000410	232 233		M IR	R3,R5,SAVE3T5 R6,0						
00000072				234 *			No y o	100 sets o	foverh	ead			
				235		ERON	NLY 2	(first 2)					
00000580	9835 8940		00000B40	236+* 237+	LM	l	R3,R5,OPSPERF	Get TRTR o	narands				
00000300	9033 0940		000000040	238+*			K5, K5, OF SF EKI	det ikik o	peranus				
00000584	9835 8940		00000B40	239+	LM		R3,R5,OPSPERF	Get TRTR o	perands				
				241 *	• •	• • • •	ETC						
				243		INT							
				437	PRI	INT	ON						
				439 440+*		ERON	NLY 2	(last 2)					
00000708	9835 8940		00000B40	441+	LM		R3,R5,OPSPERF	Get TRTR o	perands				
0000070C	9835 8940		00000B40	442+* 443+ 444 *	LM	l	R3,R5,OPSPERF	Get TRTR o	perands				
00000710	0676		00000070	445			R7,R6						
00000712 00000716	B205 8B70 45F0 89E0		00000D70 00000BE0	446 447	S10 BAI		ENDCLOCK R15,CALCDUR						
00000710 0000071A	D207 8B80 8B78	00000D80	00000DZ0	448	MV		OVERHEAD, DURATION						

ASMA Ver.	0.2.1	TRTR-02-pe	rformance (	Test TRTR ins	tructi	ons)	19 Nov 2022 12:42:33 Page 8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				451 *	Now d	o the actual timing	**************************************
00000720 00000724	5870 8B64 B205 8B68		00000D64 00000D68	454 455		R7, NUMLOOPS BEGCLOCK	
00000728	0560			456 457 * 458	DOINS	R6,0 TR 2	100 sets of instructions (first 2)
0000072A	9835 8940		00000B40	459+* 460+	LM	R3,R5,OPSPERF	Load TRTR operands
0000072E	D0FE 3000 5000	00000000	00000000	461+ 462+*	TRTR	, , , , ,	Do TRTR
00000734 00000738	9835 8940 D0FE 3000 5000	00000000	00000B40 00000000	463+ 464+	LM TRTR	R3,R5,OPSPERF 0(255,R3),0(R5)	Load TRTR operands Do TRTR
				466 *		ETC	
				468 758	PRINT PRINT		
				760 761+*	DOINS	TR 2	(last 2)
00000AFE 00000B02	9835 8940 D0FE 3000 5000	00000000	00000B40 00000000	762+ 763+ 764+*	LM TRTR	R3,R5,OPSPERF 0(255,R3),0(R5)	Load TRTR operands Do TRTR
00000B08 00000B0C	9835 8940 D0FE 3000 5000	00000000	00000B40 00000000	765+ 766+	LM TRTR	R3,R5,OPSPERF 0(255,R3),0(R5)	Load TRTR operands Do TRTR
00000B12 00000B14	0676 B205 8B70		00000D70	768 769	BCTR STCK	R7,R6 ENDCLOCK	
00000B18	9835 8210		00000410	771	LM	R3,R5,SAVE3T5	
00000B1C 00000B22	D204 8BC1 8B58 45F0 8960	00000DC1	00000D58 00000B60	772 773 774 *	MVC BAL	PRTLINE+33(5),=CL5 R15,RPTSPEED	'TRTR'
				775 * more 776 *	perfor	mance tests?	
00000B26	58D0 8224		00000424	777	L	R13,SAVER13	restore perf table base
00000B2A	41D0 D034	00000016	00000034	778	LA	R13,TRTRNEXT	Go on to next table entry
00000B2E 00000B34	D503 8B4C D000 4770 8332	00000D4C	00000000 00000532	779 780	CLC BNE	=F'0',0(R13) TST91LOP	End of table? No, loop
00000B34	07FE		30000332	781	BR	R14	Return to caller or FAILTEST
00000B40	00000000 00000000			783 OPSPERF	DS	4D	Performance test R3-R5

ASMA Ver.	0.2.1	TRTR-02-pe	rformance	(Test	TRTR inst	ructi	ons)	19 Nov 2022 12:42:33 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				785 : 786 :	*	RPTSP	EED	**************************************
00000B60	50F0 89C8		00000BC8	789	RPTSPEED	ST	R15,RPTSAVE	Save return address
00000B64	5050 89CC		00000BCC	790		ST	R5, RPTSVR5	Save R5
00000B68	45F0 89E0		00000BE0	791 · 792	*	BAL	R15,CALCDUR	Calculate duration
00000B6C 00000B70 00000B74 00000B78	4150 8B80 4160 8B78 4170 8B78 45F0 8A34		00000D80 00000D78 00000D78 00000C34	793 = 794 795 796 797	*	LA LA LA BAL	R5,OVERHEAD R6,DURATION R7,DURATION R15,SUBDWORD	Subtract overhead From raw timing Yielding true instruction timing Do it
00000B7C 00000B80	98AB 8B78 8CA0 000C		00000C34 00000D78 0000000C	798 : 799 800 801 :		LM SRDL	R10,R11,DURATION R10,12	Convert to microseconds
00000B84 00000B88	4EA0 8B88 4EB0 8B90		00000D88 00000D90	802 803 804		CVD CVD	R10,TICKSAAA R11,TICKSBBB	convert HIGH part to decimal convert LOW part to decimal
00000B8C 00000B92 00000B98	F877 8B98 8B88 FC75 8B98 8B5D FA77 8B98 8B90	00000D98 00000D98 00000D98	00000D88 00000D5D 00000D90	805 806 807		ZAP MP AP	TICKSTOT, TICKSAAA TICKSTOT, =P'4294967 TICKSTOT, TICKSBBB	Calculate 7296'decimal microseconds
00000B9E 00000BA4	D20B 8BCB 8BE4 DE0B 8BCB 8B9B	00000DCB 00000DCB	00000DE4 00000D9B	808 : 809 810	*	MVC ED	PRTLINE+43(L'EDIT) PRTLINE+43(L'EDIT)	
				812 : 813 : 814 :	*	Use H	ercules Diagnose for	r Message to console
	9002 89D0 4100 0044 4110 8BA0		00000BD0 00000044 00000DA0	815 816 817		STM LA LA	R0,R2,RPTDWSAV R0,PRTLNG R1,PRTLINE	save regs used by MSG message length messagfe address
00000BB6 00000BBA			00000C68 00000BD0	818 819		BAL LM	R2,MSG R0,R2,RPTDWSAV	call Hercules console MSG display restore regs
00000BBE 00000BC2 00000BC6	5850 89CC 58F0 89C8 07FF		00000BCC 00000BC8	821 822 823		L L BR	R5,RPTSVR5 R15,RPTSAVE R15	Restore R5 Restore return address Return to caller
00000BC8 00000BCC	00000000			825	RPTSAVE RPTSVR5	DC	F'0' F'0'	R15 save area R5 save area
00000BCC	00000000 00000000				RPTDWSAV		2D'0'	R0-R2 save area for MSG call

ASMA Ver.	0.2.1	TRTR-02-performance	(Test	TRTR inst	tructi	ons)	19 Nov 2022 12:42:33 Page 10
LOC	OBJECT CODE	ADDR1 ADDR2	STMT				
			830 831	*	CALCD	UR	**************************************
00000BE0	50F0 8A24	00000C24	834	CALCDUR	СТ	R15,CALCRET	Save return address
00000BE4	9057 8A28	00000C24	835	CALCOUR	STM	R5,R7,CALCWORK	Save return address Save work registers
00000000	0007 0000	00000000	836	*	1 00	DC D7 DECCLOCK	Damaya CDU numban fuan alaak yalua
00000BE8 00000BEC	9867 8B68 8C60 0006	00000D68 00000006	837 838		LM SRDL	R6,R7,BEGCLOCK R6,6	Remove CPU number from clock value
00000BF0	8D60 0006	00000006	839		SLDL		п
00000BF4	9067 8B68	00000D68	840		STM	R6,R7,BEGCLOCK	"
	9867 8B70 8C60 0006	00000D70 00000006	841 842 843	*	LM SRDL	R6,R7,ENDCLOCK R6,6	Remove CPU number from clock value
00000C00 00000C04	8D60 0006 9067 8B70	00000006 00000D70	844 845 846	*	SLDL STM	R6,6 R6,R7,ENDCLOCK	11
00000C08	4150 8B68	00000D68	847		LA	R5, BEGCLOCK	Starting time
	4160 8B70 4170 8B78	00000D70 00000D78	848 849		LA LA	R6,ENDCLOCK R7,DURATION	Ending time Difference
00000C10	45F0 8A34	00000D73	850		BAL	R15, SUBDWORD	Calculate duration
			851	*		•	
00000C18	9857 8A28 58F0 8A24	00000C28	852 853		LM	R5,R7,CALCWORK	Restore work registers
00000C1C 00000C20	07FF	00000C24	854		L BR	R15, CALCRET R15	Restore return address Return to caller
00000C24 00000C28	00000000 00000000 00000000			CALCRET CALCWORK		F'0' 3F'0'	R15 save area R5-R7 save area
							*********
			860		SUBDW		Subtract two doublewords
			861 862				> minuend, R7> result
		2					
00000C34	9014 8A58	00000C58	864 865	SUBDWORD	STM	R1,R4,SUBDWSAV	Save registers
00000C38	9812 5000	00000000	866	^	LM	R1,R2,0(R5)	Subtrahend (value to subtract)
00000C3C	9834 6000	00000000	867		LM	R3,R4,0(R6)	Minuend (what to subtract FROM)
00000C40		00000014	868		SLR	R4,R2	Subtract LOW part
	47B0 8A4A 5F30 8B50	00000C4A 00000D50	869 870		BNM SL	*+4+4 R3,=F'1'	(branch if no borrow) (otherwise do borrow)
00000C4A		00000000	871		SLR	R3,R1	Subtract HIGH part
	9034 7000	00000000	872 873	*	STM	R3,R4,0(R7)	Store results
00000C50 00000C54	9814 8A58 07FF	00000C58	874 875		LM BR	R1,R4,SUBDWSAV R15	Restore registers Return to caller
00000C58	00000000 00000000		877	SUBDWSAV	DC	2D'0'	R1-R4 save area

ASMA Ver.	0.2.1	TRTR-02-perf	ormance (	Test	TRTR ins	tructi	ons)	19 Nov 2022 12:42:33 Page 11
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				879 880 881	*			**************************************
						*****		********
00000C68 00000C6C	4900 8B54 07D2	0	0000D54	884 885	MSG	CH BNHR	R0,=H'0' R2	Do we even HAVE a message? No, ignore
00000C6E	9002 8AA0	0	0000CA0	887		STM	R0,R2,MSGSAVE	Save registers
00000C72 00000C76 00000C7A	4900 8B56 47D0 8A7E 4100 005F	0	0000D56 0000C7E 000005F	889 890 891		CH BNH LA	R0,=AL2(L'MSGMSG) MSGOK R0,L'MSGMSG	Message length within limits? Yes, continue No, set to maximum
00000C7E 00000C80 00000C82	1820 0620 4420 8AAC	0	0000CAC	893 894 895	MSGOK	LR BCTR EX	R2,R0 R2,0 R2,MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
	4120 200A 4110 8AB2		000000A 0000CB2	897 898		LA LA	R2,1+L'MSGCMD(,R2) R1,MSGCMD	Calculate true command length Point to true command
00000C8E 00000C92	83120008 4780 8A98	0	0000C98	900 901		DC BZ	X'83',X'12',X'0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
00000C96	0000			902		DC	H'0'	CRASH for debugging purposes
00000C98 00000C9C		0	0000CA0	904 905	MSGRET	LM BR	R0,R2,MSGSAVE R2	Restore registers Return to caller
00000CA0 00000CAC	00000000 00000000 D200 8ABB 1000	00000CBB 0	0000000		MSGSAVE MSGMVC	DC MVC	3F'0' MSGMSG(0),0(R1)	Registers save area Executed instruction
00000CB2	D4E2C7D5 D6C8405C				MSGCMD	DC	C'MSGNOH * '	*** HERCULES MESSAGE COMMAND ***
00000CBB	40404040 40404040			911	MSGMSG	DC	CL95' '	The message text to be displayed

ASMA Ver.	0.2.1	TRTR-02-performance	(Test	TRTR ins	tructi	ons)	19 Nov 2022 12:42:33 Page	12
LOC	OBJECT CODE	ADDR1 ADDR2	STMT					
			913 914				**************************************	
					****	*************	***************	
00000D20	00020001 80000000		917	EOJPSW	DC	0D'0',X'0002000	180000000',AD(0)	
00000D30	B2B2 8B20	00000D20	919	EOJ	LPSWE	EOJPSW	Normal completion	
00000D38	00020001 80000000		921	FAILPSW	DC	0D'0',X'0002000	180000000',AD(X'BAD')	
00000D48	B2B2 8B38	00000D38	923	FAILTEST	LPSWE	FAILPSW	Abnormal termination	

ASMA Ver.	0.2.1		TRTR-02-pe	rformance	(Test	TRTR inst	ructio	ons)	19 Nov 2022 12:42:33 Page 13
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					025		د ملد ملد ملد ملد م	L	*********
					925			ng Storage	^^^^^
									********
00000D4C					929		LTORG	,	Literals pool
00000D4C	00000000				930			=F'0'	
00000D50	00000001				931			=F'1'	
00000D54	0000				932			=H'0'	
00000D56	005F	4.0			933			=AL2(L'MSGMSG)	
00000D58 00000D5D	E3D9E3D9 04294967				934 935			=CL5'TRTR' =P'4294967296'	
00000000	04234307	2900			933			-P 4234307230	
			00000400	00000001	937	K	EQU	1024	One KB
			00001000	00000001		PAGE	EQU	(4*K)	Size of one page
			00004000	00000001	939		EQU	(16*K)	16 KB
			0008000	00000001	940		EQU	(32*K)	32 KB
			00010000	00000001	941		EQU	(64*K)	64 KB
			00100000	00000001	942	MB	EQU	(K*K)	1 MB
00000D64	00002710				944	NUMLOOPS	DC	F'10000'	10,000 * 100 = 1,000,000
00000D68	BBBBBBBB	BBBBBBBB			946	<b>BEGCLOCK</b>	DC	0D'0',8X'BB'	Begin
	EEEEEEEE					<b>ENDCLOCK</b>		0D'0',8X'EE' 0D'0',8X'DD'	End
	DDDDDDDD					DURATION		0D'0',8X'DD'	Diff
00000D80	FFFFFFF	FFFFFFF			949	OVERHEAD	DC	0D'0',8X'FF'	Overhead
00000000	0000000	0000000			0.54	TTCVCAAA	DC	חוסימי	Clack ticks high namt
00000D88 00000D90	00000000 00000000					TICKSAAA TICKSBBB		PL8'0' PL8'0'	Clock ticks high part Clock ticks low part
00000D90	00000000					TICKSBBB		PL8'0'	Total clock ticks
30000070					733	TERSIOI	50	1 20 0	TOTAL CLOCK CICKS
00000DA0	40404040	40404040			955	PRTLINE	DC	C' 1,000	,000 iterations of XXXXX'
	40A39696				956		DC	C' took 999,999,	999 microseconds'
			00000044	00000001		PRTLNG	EQU	*-PRTLINE	
00000DE4	40202020	6B202020			958	EDIT	DC	X'402020206B2020	206B202120'

ASMA Ver.	0.2.1	TRTR-02-pe	rformance (	Test	TRTR inst	tructi	ons)	19 Nov 2022 12:42:33 Page 14
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				961	*****	*****	******	*********
				962	*	TRTRT	EST DSECT	
				963	*****	****	******	**********
				065	TRTRTEST	DSECT		
	00			966	TNUM	DC	X'00'	TRTR table Number
00000001 00000002	00 00			967 968		DC DC	X'00' X'00'	
00000003	00			969		DC	X'00'	
00000004	0000000			971	OP1DATA	DC	A(0)	Pointer to Operand-1 data
00000008 0000000C	00000000 00000000			972	OP1LEN	DC DC	F'0'	How much data is there - 1
000000000000000000000000000000000000000	0000000				OPZDATA OPZLEN	DC	A(0) F'0'	Pointer to FC table data How much data is there - FC Table
00000011	0000000	00000014	00000001		OPSWHERE	•	*	CD4 Delluted Desistan mettern
00000014 00000018	00000000 00000000					DC DC	A(0) A(0)	GR1 - Polluted Register pattern GR2 - Polluted Register pattern
0000001C 00000020	00000000 00000000				OP1WHERE OP1WLEN		A(0) F'0'	Where Operand-1 data should be placed How much data is there - 1
00000024	00000000				OP2WHERE		A(0)	Where FC Table data should be placed
00000028	0000000			983	FAILMASK	DC	A(0)	Failure Branch on Condition mask
0000002C	0000000			985 986	* ENDREGS	DC	A(0)	Ending register values GR1 - FC address
00000030				987		DC	A(0)	GR2 - Function Code
		00000034	00000001	989	TRTRNEXT	EQU	*	Start of next table entry
		AABBCCDD 000000DD					X'AABBCCDD' X'DD'	Polluted Register pattern (last byte above)
		บบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบ	TODODODI	992	REG2LOW	ĽŲŪ	עט א	(tast byte above)

ASMA Ver.	0.2.1		TRTR-02-pe	rformance	(Test	TRTR ins	tructi	ons)		19 Nov	2022 12:42:33	Page	15
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT								
			00000000	000014AF		TRTR2TST							
					995				*********** Test data	*****	*****	*****	
					997	*****	*****	*****	*****	******	*****	*****	
00000DF0					998	TRTRPERF	DC	0A(0)	start of ta	ble			
					1000 1001			********** with op-1		*****	******	*****	
					1002	*****	*****	*****	*****	******	*****	*****	
00000DF0	0.1					CC0T4	DS	0F		Tast N			
00000DF0 00000DF1	04 0000				1005 1006		DC DC	X'04' X'00',X'00	ı	Test Num			
00000DF3	00				1007		DC	X'00'					
00000DF4	00000E94	00000100			1008 1009	*	DC	A(TRTOP10)	.A(256)	Source -	Op 1 & length		
	00001194				1010		DC	A(TRTOP20)	,A(256)	Source -	FC Table & le		
00000E04	AABBCCDD	A A R R C C D D			1011 1012	*	DC	V(DECODATE	),A(REG2PATT	Target -	GR1, GR2		
	0010C000				1013		DC	A(1*MB+(3*I	K16)),A(0),A	/ (2*MB+(3*K16))	0p1, 0p1L, F	СТ	
00000E18	00000007				1014 1015	*	DC	A(7)		not CC0			
	AABBCCDD	AABBCCDD			1015		DC		),A(REG2PATT		ess, Code		
									•		·		
00000E24					1010	CC1T5	DC	αг					
	15				1018	CC115	DS DC	0F X'15'		Test Num			
00000E25					1020		DC	X'00',X'00	•				
00000E27	00				1021 1022	*	DC	X'00'					
00000E28	00000F94				1023		DC	A(TRTOP1F0			Op 1 & length		
00000E30	000012A0	00000100			1024 1025	*	DC	A(TRTOP2F0)	),A(256)	Source - Target -	FC Table & le	ngth	
00000E38	AABBCCDD	AABBCCDD			1026	•	DC		),A(REG2PATT	)	GR1, GR2		
00000E40	0030FFF3	00000000			1027 1028	<b>4</b>	DC	A(3*MB+(4*I	K16)-13),A(0	),A(4*MB+(4*K16	5)-29) Op1,	, FCT	
00000E4C	0000000B				1029	^	DC	A(11)		not CC1			
00000E50	0030FFF4	AABBCCF0			1030		DC	A(3*MB+(4*I	K16)-13+1),X	L4'AABBCCF0' F0	address, Cod	е	

ASMA Ver.	0.2.1	TRTR-02-per	formance	(Test	TRTR in	structi	ons) 19 Nov 2022 12:42:33 Page 16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00000E58 00000E58 00000E59 00000E5B	25 0000 00			1032 1033 1034 1035	CC2T5	DS DC DC DC	0F X'25' Test Num X'00',X'00' X'00'
00000E5C 00000E64	00001094 00000100 000013A8 00000100			1036 1037 1038 1039		DC DC	A(TRTOP1F1),A(256)  A(TRTOP8F1),A(256)  Source - FC Table & length Target -
00000E6C 00000E74	AABBCCDD AABBCCDD 0050FFDF 00000000			1040 1041 1042		DC DC	A(REG2PATT),A(REG2PATT) GR1, GR2 A(5*MB+(4*K16)-33),A(0),A(6*MB+(4*K16)-41) Op1,, FCT
00000E80 00000E84	0000000D 0050FFDF AABBCCF1			1043 1044		DC DC	A(13) A(5*MB+(4*K16)-33),XL4'AABBCCF1' FC address, Code
00000E8C 00000E90	00000000 00000000			1046 1047 1048		DC DC	A(0) end of table A(0) end of table

ACMA \/	0 2 1	TDTD 02	wforma	(Tas+	TDTD	+ 10 + -	ons)		10 Nov. 2021	11.41.11	Dage	17
ASMA Ver.	V. Z. I	TRTR-02-pe	rtormance	( iest	IKIK 18S	truct1	ons )		19 Nov 2022	2 12:42:33	Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
				1050	*****	*****	******	*****	*****	*****	****	
				1051			op1 scan data	L -L		L		
				1032	****	****	*****	****	*****	*****	****	
00000507	78125634 78125634			1057	TDTOD10	D.C	64XL4'78125634'	(((0)				
00000E94	/6123034 /6123034			1054	TRTOP10	DC	04AL4 /0123034	(CC0)				
00000F94	00F00000 78125634			1056	TRTOP1F0	DC	X'00F00000',63XL4'	'78125634	' (CC1)			
00001094	F1000000 78125634			1058	TRTOP1F1	DC	X'F1000000',63XL4'	'78125634	' (CC2)			
							·					
				1060	*****	*****	******	*****	*****	*****	****	
				1061			ion Code (FC) Table					
				1062	*****	****	*******	*****	******	*****	*****	
00001107	00000000 00000000			1007	TDTODAG	DC	256V   00	ne et-				
00001194 00001298	00000000 00000000 0000000 00000000			1064	TRTOP20	DC DS	256X'00' D	no sto	) p			
00001210	000000000000000000000000000000000000000			1067	TDTODOGO	D.C	2/07/00/ 7/50/ 45	v I 0 0 I	-t VI501			
	00000000 00000000 0000000 00000000			1067	TRTOP2F0	DC DS	240X'00',X'F0',15> D	X * 00 *	stop on X'F0'			
						D.C	2/07/00/ 7/00/ 7/0	541 4/VIQ		VIEAL		
000013A8 000014A8	00000000 00000000 0000000 00000000			1070	TRTOP8F1	DC DS	240X'00',X'00',X'F	F1',14X'0	00' stop on	X.EI.		
				1073	*****	*****	******	******	*****	*****	****	
				1074	*	Regis	ter equates					
				1075	*****	*****	*****	*****	******	*****	****	
		00000000 00000001	00000001 00000001	1077 1078		EQU EQU	0 1					
		00000002	00000001	1079	R2	EQU	2					
		00000003 00000004	00000001 00000001	1080 1081		EQU	3					
		00000004	00000001	1081		EQU EQU	5					
		00000006	00000001	1083	R6	EQU	6					
		00000007 00000008	00000001 00000001	1084 1085		EQU EQU	8					
		00000009	00000001	1086	R9	EQU	9					
		0000000A 0000000B	00000001 00000001	1087 1088		EQU EQU	10 11					
		0000000C	00000001	1089	R12	EQU	12					
		0000000D 0000000E	00000001 00000001	1090 1091		EQU EQU	13 14					
		0000000E	00000001	1091		EQU	15					

ASMA Ver.			rformance		R instructions)	19 Nov 2022 12:42:33	Page	18
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				1094	END			

ASMA Ver. 0.2.1		TRTR-0	2-performar	ice (Te	st TRT	R inst	ructio	ns)					19 Nov	2022	12:42:33	3 Pa	ge	19
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
EGCLOCK	D	00000D68	8	946	231	455	837	840	847									
EGIN	I	00000200	2	112	143	78	109	110										
ALCDUR	I	00000BE0	4	834	447	792												
ALCRET	F	00000C24	4	856	834	853												
ALCWORK	F	00000C28	4	857	835	852												
C0T4	F	00000DF0	4	1004														
C1T5	F	00000E24	4	1018														
C2T5	F	00000E58	4	1032														
URATION	D	00000D78	8	948	448	795	796	799	849									
DIT	Χ	00000DE4	12	958	809	810												
NDCLOCK	D	00000D70	8	947	446	769	842	845	848									
NDREGS	Α	0000002C	4	986														
0J	I	00000D30	4	919	129	137												
OJPSW	D	00000D20	8	917	919													
AILMASK	Ā	00000028	4	983														
AILPSW	Ď	00000023	8	921	923													
AILTEST	Ī	00000D30	4	923	132	135												
R1PATT	A	00000014	4	977	172	100												
R2PATT	Ä	00000014	4	978														
MAGE	1	00000013	5296	0														
MAGE	Ü	0000000	J290 1	937	938	939	940	941	942									
16	Ü	0000400	1	939	1013	1027	1030	1041	1044									
32	U	00004000	1	939	1013	1027	1030	1041	1044									
			1															
64	U	00010000	1	941	1012	1027	1020	10/1	10//									
B	Ų	00100000	1	942	1013	1027	1030	1041	1044									
SG	Ţ	00000C68	4	884	818	000												
SGCMD	C	00000CB2	9	910	897	898	000											
SGMSG	C	00000CBB	95	911	891	908	889											
ISGMVC	Ť	00000CAC	6	908	895													
ISG0K	Ŧ	00000C7E	2	893	890													
SGRET	Ī	00000C98	4	904	901													
SGSAVE	F	00000CA0	4	907	887	904												
UML00PS	F	00000D64	4	944	230	454												
P1DATA	Α	00000004	4	971	211													
P1LEN	F	80000008	4	972	209	212												
P1WHERE	Α	0000001C	4	979	208													
P1WLEN	F	00000020	4	980	210													
P2DATA	Α	000000C	4	973	217													
P2LEN	F	00000010	4	974	216	218												
P2WHERE	Α	00000024	4	981	215													
PSPERF	D	00000B40	8	783	224	237	239	246	248	250	252	254	256	258	260	262	264	ŀ
					266	268	270	272	274	276	278	280	282	284	286	288	290	
					292	294	296	298	300	302	304	306	308	310	312	314	316	
					318	320	322	324	326	328	330	332	334	336	338	340	342	
					344	346	348	350	352	354	356	358	360	362	364	366	368	
					370	372	374	376	378	380	382	384	386	388	390	392	394	
					396	398	400	402	404	406	408	410	412	414	416	418	420	
					422	424	426	428	430	432	434	436	441	443	460	463	471	
					474	477	480	483	486	489	492	495	498	501	504	507	510	
					513	516	519	522	525	528	531	534	537	540	543	546	549	
					552	555	558	561	564	567	570	573	576	579	582	585	588	
					591	594	597	600	603	606	609	612	615	618	621	624	627	
					630	633	636	639	642	645	648	651	654	657	660	663	666	
					669	672	675	678	681	684	687	690	693	696	699	702	705	
					708	711	714	717	720	723	726	729	732	735	738	702 741	744	
					708 747			717 756			720	129	132	/33	730	/41	744	
					747	750	753	750	762	765								

ASMA Ver. 0.2.1		IRTR-0	2-performan	ice (Te	st IRTR	ınstr	uction	1S <i>)</i>					19 Nov	2022	12:42:3	33 Pa	ge 2
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES											
PSWHERE VERHEAD	U D	00000014 00000D80	1 8	976 949	221 448	794											
AGE	U	00000000	1	938	440	794											
RTLINE RTLNG	C U	00000DA0 00000044	38 1	955 957	957 816	772	809	810	817								
0	U	00000000	1	1077	74	815	816	819	884	887	889	891	893	904			
1 10	U U	00000001 0000000A	1	1078 1087	221 208	817 213	864 215	866 219	871 799	874 800	898 802	908					
11	Ü	0000000B	1	1088	209	210	216	799	803								
212 213	U U	0000000C 0000000D	1	1089 1090	197	198	201	777	778	779							
114	Ü	0000000B	1	1090	122	195	781	///	770	119							
15	U	0000000F	1	1092	447	773	789	792	797	822	823	834	850	853	854	875	
R2 R3	U U	00000002 00000003	1	1079 1080	815 222	818 223	819 224	866 232	868 237	885 239	887 246	893 248	894 250	895 252	897 254	904 256	905 258
.5	U	00000003	_	1000	260	262	264	266	268	270	272	274	276	278	280	282	284
					286	288	290	292	294	296	298	300	302	304	306	308	310
					312 338	314 340	316 342	318 344	320 346	322 348	324 350	326 352	328 354	330 356	332 358	334 360	336 362
					364	366	368	370	372	374	376	378	380	382	384	386	388
					390	392	394	396	398	400	402	404	406	408	410	412	414
					416 460	418 461	420 463	422 464	424 471	426 472	428 474	430 475	432 477	434 478	436 480	441 481	443 483
					484	486	487	489	490	492	493	495	477	478	499	501	502
					504	505	507	508	510	511	513	514	516	517	519	520	522
					523 543	525 544	526 546	528 547	529 549	531 550	532 552	534 553	535 555	537 556	538 558	540 559	541 561
					562	564	565	567	568	570	571	573	574	576	577	579	580
					582	583	585	586	588	589	591	592	594	595	597	598	600
					601 621	603 622	604 624	606 625	607 627	609 628	610 630	612 631	613 633	615 634	616 636	618 637	619 639
					640	642	643	645	646	648	649	651	652	654	655	657	658
					660	661	663	664	666	667	669	670	672	673	675	676	678
					679 699	681 700	682 702	684 703	685 705	687 706	688 708	690 709	691 711	693 712	694 714	696 715	697 717
					718	720	702	703	705	726	708	709	730	732	733	735	736
					738	739	741	742	744	745	747	748	750	751	753	754	756
R4	U	00000004	1	1081	757 222	762 864	763 867	765 868	766 872	771 874	867	870	871	872			
R5	Ü	00000004	1	1081	221	224	232	237	239	246	248	250	252	254	256	258	260
					262	264	266	268	270	272	274	276	278	280	282	284	286
					288 314	290 316	292 318	294 320	296 322	298 324	300 326	302 328	304 330	306 332	308 334	310 336	312 338
					340	342	344	346	348	324 350	352	354	356	352 358	360	362	364
					366	368	370	372	374	376	378	380	382	384	386	388	390
					392 418	394 420	396 422	398 424	400 426	402 428	404 430	406 432	408 434	410 436	412 441	414 443	416 460
					418	463	464	424 471	426 472	428 474	430	432 477	434	436	441	443	460 484
					486	487	489	490	492	493	495	496	498	499	501	502	504
					505	507	508	510	511	513	514	516	517	519	520	522	523
					525 544	526 546	528 547	529 549	531 550	532 552	534 553	535 555	537 556	538 558	540 559	541 561	543 562
					564	565	567	568	570	571	573	574	576	577	579	580	582
					583	585	586	588	589	591	592	594	595	597	598	600	601
					603	604	606	607	609	610	612	613	615	616	618	619	621

SMA Ver. 0.2.1	TRTR-02-performance (Test TRTR instructions) 19 Nov 2022 12:42:33 Page 21																
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
					642	643	645	646	648	649	651	652	654	655	657	658	660
					661	663	664	666	667	669	670	672	673	675	676	678	679
					681	682	684	685	687	688	690	691	693	694	696	697	699
					700	702	703	705	706	708	709	711	712	714	715	717	718
					720	721	723	724	726	727	729	730	732	733	735	736	738
					739	741	742	744	745	747	748	750	751	753	754	756	757
					762	763	765	766	771	790	794	821	835	847	852	866	
R6	U	00000006	1	1083	203	204	211	213	217	219	233	445	456	768	795	837	838
					839	840	842	843	844	845	848	867					
R7	U	00000007	1	1084	212	218	230	445	454	768	796	835	837	840	842	845	849
_					852	872											
88	U	00000008	1	1085	109	112	113	114	116								
R9	U	00000009	1	1086	110	116	117										
REG2LOW	U	000000DD	1	992	4040	4046	4000	4040									
REG2PATT	Ū	AABBCCDD	1	991	1012	1016	1026	1040									
RPTDWSAV	D	00000BD0	8	828	815	819											
RPTSAVE	F -	00000BC8	4	825	789	822											
RPTSPEED	Ť	00000B60	4	789	773	004											
RPTSVR5	F -	00000BCC	4	826	790	821											
SAVERAS	F	00000410	4	153	232	771											
SAVER13	F	00000424	4	155	201	777											
SAVER2	F T	00000420	4	154	707	0.50											
SUBDWORD	I	00000C34	4	864	797	850											
SUBDWSAV SUBTEST	D	00000C58	8	877	864	874											
TEST91	X I	00000401 00000528	<del>.</del>	147 194	134 122												
TESTADDR	D	00000328	8	145	122												
TESTADDR TESTNUM	X	00000400	0	145	131	204											
TICKSAAA	P	00000400 00000D88	8	951	802	805											
TICKSAAA	P	00000D33	8	952	803	807											
TICKSDDD	P	00000D90	8	953	805	806	807	810									
TIMEOPT	X	00000000	1	150	128	194	007	010									
TNUM	V	00000400	1	966	203	エノマ											
TRTOP10	X	00000E94	4	1054	1009												
RTOP1F0	X	00000F94	4	1056	1023												
TRTOP1F1	X	00001094	4	1058	1037												
RTOP20	X	00001194	1	1064	1010												
RTOP2F0	X	000012A0	1	1067	1024												
TRTOP8F1	Χ	000013A8	1	1070	1038												
TRTR2TST	J	00000000	5296	73	76	80	84	74									
TRTRNEXT	U	00000034	1	989	778												
TRTRPERF	Α	00000DF0	4	998	197												
TRTRTEST	4	00000000	52	965	198												
ST91LOP	U	00000532	1	200	780												
AL2(L'MSGMSG)	R	00000D56	2	933	889												
:CL5'TRTR'	C	00000D58	5	934	772												
F'0'	F	00000D4C	4	930	779												
F'1'	F	00000D50	4	931	870												
=H'0'	H	00000D54	2	932	884												
:P'4294967296'	Р	00000D5D	6	935	806												

ASMA Ver.	0.2.1		7	TRTR-02-performance (Test TRTR i	nstructions)	19 Nov 2022 12:42:33	Page	22
MACRO	DEFN	REFERENC	ES					
DOINSTR OVERONLY	177 164	458 235	469 244	760 439				

SMA Ver.	0.2.1		TRTR-02-	performance	(Test TR	RTR instr	uctions)		19 Nov 202	2 12:42:33	Page	23
DESC	SYMBOL	SIZE	POS	ADDR								
intry: 0												
mage Region CSECT	IMAGE TRTR2TST	5296 5296 5296	0000-14AF 0000-14AF 0000-14AF	0000-14AF 0000-14AF 0000-14AF								

ASMA	Ver. 0.2.1	TRTR-02-performance (Test TRTR instructions)	19 Nov	2022 12:42:33	Page	24
ST		FILE NAME			3-	- '
1	/devstor/dev/tests/	TRTR-02-performance.asm				
** NO	ERRORS FOUND **					