

① Dashed red lines indicate isolation barriers between TS and LV.



① Cyan areas indicate GLVS and cyan nets indicate signals from/to GLVS.

① Orange areas indicate TS and orange nets indicate high power TS.

Specifications:
 $V_{in, \max} = 600 \text{ VDC}$
 $V_{out, \max} = 245 \text{ VRMS (SVPWM)}$
 $f_{sw} = 50 \text{ kHz}$
 $P_{out_max} = 40 \text{ kW}$
 $I_{out_max} = 80 \text{ ARMS}$

Liquid cooled with water at 50°C max

LV Connector




Design considerations and basic calculations for the gate drivers

V_{GS} values:


The values chosen for V_{GS} are $+18 / -2 \text{ V}$. Even though Leapers recommends using $+18 / 0 \text{ V}$, shoot-through could be a potential issue causing accidental turn-on of the low side devices because of a voltage spike greater than the minimum $V_{GS(th)}$. A gate driver with Miller clamp is used to mitigate this effect, but using 0 V for turn-off leaves only 2.8 V margin. From other inverter designs and analysis, 3 V can be expected to appear in the low side gates, so a 2 V margin is sufficient. The total margin is then a 4.8 V voltage spike without considering the Miller clamp circuit.

Minimum gate driver current and power:

$$I_{GD(\min)} = f_{sw} \cdot Q_G = 50 \text{ kHz} \cdot 520 \text{ nC} = 26 \text{ mA}$$
$$P_{\min} = \Delta V_{GS} \cdot I_{GD(\min)} = 20 \text{ V} \cdot 26 \text{ mA} = 0.52 \text{ W} \rightarrow 1 \text{ W}$$

Company: e-Tech Racing		e-techracing.es	
Project: Inverter Power		Variant: [No Variations]	
Size: -	Page Contents: Inverter_Power.SchDoc	Version: 1.0	
		Department: Powertrain	
Author: David Redondo dredondovinolo@gmail.com		Sheet 1 of 1	
Checked by: _		Date: 04/12/2023	

DC Bus capacitors, 100uF, Murata FHA85Y106KS



DC Link design considerations:


$$V_{C} > 1.1 \cdot V_{max} = 1.1 \cdot 600 \text{ V} = 660 \text{ V} \rightarrow 850 \text{ V}$$

$$I_{C,RMS} \approx 0.65 \cdot I_{phase,RMS} = 0.65 \cdot 80 \text{ A}_{RMS} = 52 \text{ A}_{RMS} \rightarrow 10 \times 5 \text{ A}_{RMS} (\Delta T = 10 \text{ }^{\circ}\text{C})$$


$$C > I_{C,RMS} / (V_{ripple} \cdot f_{sw}) = 52 \text{ A}_{RMS} / (15 \text{ V} \cdot 50 \text{ kHz}) \approx 79 \text{ } \mu\text{F} \rightarrow 10 \times 10 \text{ } \mu\text{F}$$

Check:
<https://www.specterengineering.com/blog/2019/9/7/dc-link-capacitor-selection-for-your-inverter>

INPUTS/OUTPUTS




SiC Half-Bridges, Leapers DFS05HF12EYR1



Semiconductor details:

$V_{DSS}(\text{breakdown}) = 1200 \text{ V}$
 $R_{on} = 5.5 \dots 13 \text{ m}\Omega$
 $V_{fD} = 3.3 \dots 4 \text{ V}$
 $T_{rr} = 41.5 \dots 45 \text{ ns}$
 $Q_{rr} = 2.19 \dots 3.94 \text{ } \mu\text{C}$
 $R_{th_{jc}} = 0.12 \dots 0.15 \text{ K/W}$
 $Q_G(600\text{V}, 150\text{A}, V_{GS} = +15/0\text{V}) = 520 \text{ nC}$
 $C_{in} = 14.5 \text{ nF}$
 $R_G(\text{int}) = 1.9 \text{ } \Omega$
 $V_{GS}(\text{th}) = 2.8 \dots 4.8 \text{ V}$

Company: e-Tech Racing		e-techracing.es	 FOUNDED STUDENT TEAM
Project: Inverter Power		Variant: [No Variations]	
Size: -	Page Contents: [1] Power_Stage.SchDoc	Version: 1.0	
		Department: Powertrain	
Author: David Redondo dredondovino1@gmail.com		Sheet * of *	
Checked by: _		Date: 04/12/2023	

CSA , CSB , CSC


CKSR 50-NP/SP1 configured with Number of primary turns = 1 (R_phase-connector = 0.18 mΩ)

CSA , CSB , CSC

AC insulation test
RMS voltage, 50 Hz,
1 min:

$U_d = 4.3 \text{ kV} >$
 $3 \cdot V_{\text{max}} = 1.8 \text{ kV}$

Motor phases



Measurements

CSA , CSB , CSC

CKSR 50-NP/SP1 2.5V internal reference is used in order to have equal measuring range for positive and negative values

I_A , I_B , I_C


$U_{\text{meas}} = (12.5 \text{ mV/A} \cdot I_{\text{meas}} + 2.5 \text{ V})$

For $\pm 150 \text{ Apk}$:
 $U_{\text{meas_pk+}} = 4.375 \text{ V}$
 $U_{\text{meas_pk-}} = 0.625 \text{ V}$

C201 , C202 , C203




The fluxgate oscillator draws current pulses of up to 30 mA at a rate of ca. 900 kHz. In the case of a power supply with high impedance, it is advised to provide local decoupling (100 nF or more, located close to the transducer).

Decoupling



Company: e-Tech Racing		e-techracing.es	
Project: Inverter Power		Variant: [No Variations]	
Size: -	Page Contents: [2] Current_Sense.SchDoc		Version: 1.0
Author: David Redondo		dredondovinolo@gmail.com	
Checked by: _		Sheet : of :	
		Date: 04/12/2023	

INPUTS/OUTPUTS



Company: e-Tech Racing		e-techracing.es	
Project: Inverter Power		Variant: [No Variations]	
Size:	Page Contents: [3] Gate_Drivers.SchDoc		Version: 1.0
-			Department: Powertrain
Author: David Redondo		dredondovinolo@gmail.com	
Checked by: _		Date: 04/12/2023	



U_HS, U_LS

1. **TRIP** and **OK** signals are in open drain configuration, so they can be paralleled.
2. IN- is not used and tied to **GND**.
3. **ENABLE** to be given by MCU in active-high mode. When set to low for more than 1us, **TRIP** is reset.
4. Temperature sensing using low-side drivers. Ain outputs a current of 200uA. An OrCAD SPICE simulation and a MATLAB file to compute LUT can be found in the parent directory. PWM to analog using a RC filter, to be fed directly to MCU ADC.
5. Miller clamp protection is used.
6. **RGS_HS**, **RGS_LS**: External gate pull-down is implemented even though the gate drivers implement an active pull-down.

LDO_HS, LDO_LS

An LDO is implemented to trim **VEE_HS_A** and **VEE_LS_A** when testing the inverter. If a higher value is needed, **DCDC_HS** and **DCDC_LS** must be replaced with another variant and bypassing the LDOs.


Feedback voltage divider adjusted to -2V, providing
 $V_{GS} = +18\text{ V} / -2\text{ V}$
 $V_{out} = -1.186 * (1 + R1/R2)$, $R1 + R2 \sim 100\text{k}\Omega$

DCDC_HS, DCDC_LS

Isolation test voltage (Qualification tested for 1 minute): 5200 VDC

U_HS, U_LS

VIOTM (t = 60 s (qualification test)):
8000 VPK



Company: e-Tech Racing		e-techracing.es	
Project: Inverter Power		Variant: [No Variations]	
Size: -	Page Contents: [4] Half_Bridge.SchDoc		Version: 1.0
			Department: Powertrain
Author: David Redondo		dredondovinolo@gmail.com	Sheet * of *
Checked by: _			Date: 04/12/2023