

A

B

C

D

A

B

C

D

① Dashed red lines indicate isolation barriers between TS and LV.



① Cyan areas indicate GLVS and cyan nets indicate signals from/to GLVS.


① Orange areas indicate TS and orange nets indicate high power TS.

Specifications:

V_{in}, max = 600 VDC
V_{out}, max = 245 VRMS (SVPWM)
f_{sw} = 50 kHz
P_{out}, max = 40kW
I_{out}, max = 80 ARMS

Liquid cooled with water at 50°C max




Company: e-Tech Racing		e-techracing.es	
Project: Inverter Power		Variant: [No Variations]	
Size: -	Page Contents: Inverter_Power.SchDoc		Version: 1.0
			Department: Powertrain
Author: David Redondo dredondovinolo@gmail.com			Sheet 1 of 1
Checked by: _			Date: 05/12/2023


CSA , CSB , CSC

CKSR 50-NP/SP1 configured with Number of primary turns = 1 (R_phase-connector = 0.18 mΩ)

Motor phases



Measurements



CSA , CSB , CSC

CKSR 50-NP/SP1 2.5V internal reference is used in order to have equal measuring range for positive and negative values

I_A , I_B , I_C

$$U_{\text{meas}} = (12.5\text{mV/A} \cdot I_{\text{meas}} + 2.5\text{V})$$

For $\pm 150\text{A}_{\text{pk}}$:
 $V_{\text{meas_pk+}} = 4.375\text{V}$
 $V_{\text{meas_pk-}} = 0.625\text{V}$


C201 , C202 , C203

The fluxgate oscillator draws current pulses of up to 30 mA at a rate of ca. 900 kHz. In the case of a power supply with high impedance, it is advised to provide local decoupling (100 nF or more, located close to the transducer).



CSA , CSB , CSC

AC insulation test
RMS voltage, 50 Hz,
1 min:

$U_d = 4.3\text{ kV} >$
 $3 \cdot V_{\text{max}} = 1.8\text{ kV}$

Company: e-Tech Racing e-techracing.es		
Project: Inverter Power	Variant: [No Variations]	
Size: -	Page Contents: [2]Current_Sense.SchDoc	Version: 1.0
Author: David Redondo dredondovinolo@gmail.com		Department: Powertrain
Checked by: .		Sheet * of *
		Date: 05/12/2023




INPUTS/OUTPUTS




T_A, T_B, T_C

Look-up table obtained with MATLAB script.

For different temperatures:
 $V_{meas}(0^{\circ}\text{C}) = 0.246\text{V}$
 $V_{meas}(25^{\circ}\text{C}) = 2\text{V}$
 $V_{meas}(50^{\circ}\text{C}) = 2.578\text{V}$
 $V_{meas}(90^{\circ}\text{C}) = 2.864\text{V}$



Company: e-Tech Racing		e-techracing.es	
Project: Inverter Power		Variant: [No Variations]	
Size: -	Page Contents: [3] Gate_Drivers.SchDoc	Version: 1.0	
		Department: Powertrain	
Author: David Redondo dredondovinolo@gmail.com		Sheet * of *	
Checked by: _		Date: 05/12/2023	

U_HS, U_LS

1. **TRIP** and **OK** signals are in open drain configuration, so they can be paralleled.
2. **IN-** is not used and tied to **GND**.
3. **ENABLE** to be given by MCU in active-high mode. When set to low for more than 1 μ s, **TRIP** is reset.
4. Temperature sensing using low-side drivers. Ain outputs a current of 200 μ A. PWM to analog using a RC filter, to be fed directly to MCU ADC. **R405**, **R406**
5. Miller clamp protection is used.
6. **RGS_HS**, **RGS_LS**: External gate pull-down is implemented even though the gate drivers implement an active pull-down.
7. Overcurrent/Shoot-through detection is not implemented.

LDO_HS, LDO_LS

An LDO is implemented to trim `VEE_LS_A` and `VEE_LS_A` when testing the inverter. If a higher value is needed, `DCDC_HS` and `DCDC_LS` must be replaced with another variant and bypassing the LDOs.


Feedback voltage divider adjusted to
-2V, providing
 $V_{GS} = +18 \text{ V} / -2 \text{ V}$
 $V_{EE} = -1.186 \cdot (1 + R1/R2)$
 $R1 + R2 \approx 100 \text{ k}\Omega$

DCDC_HS, DCDC_LS

Isolation test voltage (Qualification tested for 1 minute): 5200 VDC

U_HS, U_LS

VIOTM (t = 60 s (qualification test)):
8000 VPK



V_{GS} values:

The values chosen for V_{GS} are $+18/-2$ V. Even though Leapers recommends using $+18/0$ V, shoot-through could be a potential issue causing accidental turn-on of the low side devices because of a voltage spike greater than the minimum $V_{GS(th)}$. A gate driver with Miller clamp is used to mitigate this effect, but using 0 V for turn-off leaves only 2.8 V margin. From other inverter designs and analysis, 3 V can be expected to appear in the low side gates, so a 2 V margin is sufficient. The total margin is then a 4.8 V voltage spike without considering the Miller clamp circuit.

Minimum gate driver current and power:
 $I_{GD(min)} = f_{sw} \cdot Q_G = 50 \text{ kHz} \cdot 520 \text{ nC} = 26 \text{ mA}$
 $P_{min} = \Delta V_{GS} \cdot I_{GD(min)} = 20 \text{ V} \cdot 26 \text{ mA} = 0.52 \text{ W} \rightarrow 2 \text{ W}$

RG_ON_HS, RG_OFF_HS,
RG_ON_LS, RG_OFF_LS

Essentially, a lower value for the gate resistors will reduce switching losses as the MOSFETs will switch faster and thus spend less time switching. Switching faster also means that the dV/dt will be higher, which can be responsible of EMI increase. The considered values of $3.3\ \Omega$ are recommended by the manufacturer in the datasheet.

CGS_HS, CGS_LS

DNP, but they could be useful with EMI related issues to decrease dV/dt . Implementing them could result in further issues with the power limit for `DCDC_HS` and `DCDC_LS`, as the gate charge would increase significantly. The maximum allowed capacitance would be:

$$CGS_max = 2 \cdot P_DCDC / (\Delta V_GS^2 \cdot f_sw) = 2 \cdot 2 \text{ W} / ((20 \text{ V})^2 \cdot 50 \text{ kHz}) = 200 \text{ nF}$$

Company: e-Tech Racing		e-techracing.es		
Project: Inverter Power		Variant: [No Variations]		
Size:	Page Contents:		Version:	1.0
-	[4] Half_Bridge.SchDoc		Department:	Powertrain
Author: David Redondo			Sheet : of :	
Checked by:			Date: 05/12/2023	