D Ε С В Α REVISIONS APPROVED REV DESCRIPTION **ENGINEERING RELEASE** 05/31/2024 R. COXE Fabrication Notes: SWAP SCL/SDA ON U10, INCREASE R39 VALUE 08/28/2024 R. COXE 1. LATEST VERSION OF ALL REFERENCED SPECIFICATIONS TO BE USED UNLESS OTHERWISE SPECIFIED. 2. FABRICATE IN ACCORDANCE WITH IPC-6012A, CLASS 2 UNLESS OTHERWISE SPECIFIED. 3. INSPECT IN ACCORDANCE WITH IPC-A-600, CLASS 2 UNLESS OTHERWISE SPECIFIED. 4. MATERIAL: BASE LAMINATE, COPPER CLAD, GLASS-BASED EPOXY RESIN, FLAME RETARDENT, TYPE GF. FINISHED BOARD MUST MEET UL94V-0. MUST CONFORM TO IPC-4101/98/99/101/126, Tg>170° C, Td>330° C, T260>30 MIN, T288>5 MIN, CTEZ (50-260° C) <3.5% (6 PASSES). MATERIAL MUST BE RoHS COMPLIANT. BOARD THICKNESS AND COPPER WEIGHT (CU) SHOWN ON LAYER STACKUP DETAIL. THICKNESS TOLERANCE: +/-10% 5. FINAL CONDUCTOR SURFACE FINISH TO BE PLATED WITH IMMERSION GOLD OVER ELECTROLESS NICKEL OVER COPPER (NiAu): 6. FINISHED PRODUCT TO BE RoHS-COMPLIANT AND MEET EU RoHS DIRECTIVE. 7. UL LOGO AND DATE CODE & VENDOR CODE MUST APPEAR IN ETCH ON PRIMARY SIDE; SECONDARY SIDE IS ACCEPTABLE IF THERE IS NO ROOM ON PRIMARY SIDE. 8. DIMENSIONAL TOLERANCES ON PCB ARE AS FOLLOWS UNLESS OTHERWISE SPECIFIED. a. HOLE TO HOLE +/- .005" b. HOLE TO EDGE +/- .010"

$\Diamond \Diamond$ $\Diamond \Diamond \Diamond \Diamond \Diamond \Diamond$ \circ $\otimes \Diamond$ $\Diamond \longleftrightarrow \Diamond \Diamond$ - 0.250in

- c. EDGE TO EDGE +/- .010"
- d. WARP AND TWIST OF BOARD SHALL NOT EXCEED 1%
- e. CONDUCTOR WIDTHS AND SPACING SHALL BE WITHIN +/- 0.0005" OF GERBER DATA.
- f. REMOVE ALL BURRS AND BREAK SHARP EDGES 0.015" MAXIMUM.
- g. 0.060" MAXIMUM RADUIS ON ANY INSIDE CORNER.
- 9. TOOLING HOLES MUST BE PRIMARY DRILLED AT THE SAME TIME AS PLATED-THRU HOLES. ALL HOLES MUST BE WITHIN .003" OF RADIAL TRUE POSITION.
- 10.PLATED-THRU HOLES TO HAVE COPPER WALL THICKNESS NOT LESS THAN 0.001" THICKNESS TO BE DETERMINED BY IPC-6012, CLASS 2.
- 11.GLOBAL AND LOCAL FIDUCIALS MUST BE FREE OF ANY MARKINGS.
- 12.REMOVE ALL NON-FUNCTIONAL PADS ON INNER LAYERS.
- 13.THIEVING OF OUTER LAYERS IS NOT ACCEPTABLE UNLESS APPROVED BY CUSTOMER. IF APPROVAL IS GRANTED THE FOLLOWING RULES APPLY:
- a. THIEVING TO CARD EDGE SPACING 0.100" MINIMUM.
 - b. THIEVING TO FIDUCIAL SPACING 0.200" MINIMUM.
 - c. THIEVING TO NON-PLATED THROUGH HOLES 0.200" MINIMUM.
- d. THIEVING TO ALL OTHER FEATURES 0.100" MINIMUM.
- e. THERE SHALL BE NO EXPOSED THIEVING IN ANY AREAS FREE OF SOLDER MASK
- 14.FULL NETLIST TESTING REQUIRED UNLESS OTHERWISE SPECIFIED. TESTING SHOULD CONFORM TO IPC-ET-652.
- 15.PRIOR TO BOARD FABRICATION, COMPARE GERBER (OR ODB++) DATA TO SUPPLIED IPC-D-356 NETLIST. REPORT ALL DISCREPANCIES.
- 16.SILKSCREEN TO BE PERMANENT NON-CONDUCTIVE (LEGIBLE) INK AND NOT TO COVER ANY PORTION OF A COMPONENT PAD. FABRICATOR TO CLIP ANY NON-CONFORMING SILKSCREEN NOMENCLATURE. COLOR TO BE WHITE.
- 17.USE LPI SOLDER MASK OVER BARE COPPER PER SUPPLIED ARTWORK PER IPC-SM-840C, CLASS T. MUST BE RoHS COMPLIANT. SOLDER MASK SHALL BE CAPABLE OF FIVE SOLDER EXPOSURES AT 500 DEGREES F. COLOR TO BE GREEN.
- 18.IMPEDANCE CONTROLLED BOARD. SEE TRANSMISSION LINE STRUCTURE TABLE.
- 19.USE GERBER FILE "BOARD" FOR BOARD DIMENSIONS

Transmission Line Structure Table

Transmission Line	Target Impedance	Trace layer	Wide Trace Width	Gap	Reference layer
Coated Microstrip	50	Тор	0.0153in		L2
Edge-Coupled Coated Microstrip	100	Тор	0.0067in	0.0050in	L2
Coated Microstrip	50	Bottom	0.0153in		L3
Edge-Coupled Coated Microstrip	100	Bottom	0.0067in	0.0050in	L3

Drill Table

В

Symbol	Count	Hole Size	Hole Length	Hole Tolerance	Plated	Hole Type
\$	409	0.0120in	riolo Lorigar	+0.0030in/-0.0120in	Plated	Round
X	4	0.0315in		+/-0.0030in	Plated	Round
0	1	0.0335in		+/-0.0030in	Plated	Round
	4	0.0354in	(Mixed)	+/-0.0030in	Plated	Slot
	9	0.0374in		+/-0.0030in	Plated	Round
*	4	0.0400in		+/-0.0030in	Plated	Round
F	5	0.0402in		+/-0.0030in	Plated	Round
(D)	10	0.0413in		+/-0.0030in	Plated	Round
∇	6	0.0591in		+/-0.0030in	Plated	Round
✡	2	0.0630in		+/-0.0030in	Non-Plated	Round
¢	24	0.0669in		+/-0.0030in	Plated	Round
×	4	0.1250in		+/-0.0030in	Plated	Round
	482 Total					

Layer Stack Legend						
_	Material	Layer	Thickness	Туре	Dk	Dielectric Material
	-	Top Overlay		Legend		
	Surface Material	Top Solder	0.0010in	Solder Mask	3.6	Solder Resist
	- Copper	Тор	0.0017in	Signal		
	- Prepreg		0.0080in	Dielectric	3.61	FR408HR
	- Copper	L2	0.0007in	Signal		
	Core		0.0390in	Dielectric	3.61	FR408HR
	Copper	L3	0.0007in	Signal		
	Prepreg		0.0080in	Dielectric	3.61	FR408HR
	Copper	Bottom	0.0017in	Signal		
	Surface Material	Bottom Solder	0.0010in	Solder Mask	3.6	Solder Resist
				Legend		
Total thickness: 0.0617in						

atom computing Atom Computing Inc. 918 Parker St., Ste. A-13 Berkeley, CA 94710 DRAWN FABRICATION DRAWING, K. BARNES 05/31/2024 LOMBARDO PCB DOCUMENT NUMBER PAGE SIZE REV K. BARNES 05/31/2024 C OF **1** C. GRIGER 05/31/2024

Α

"This documentation describes Open Hardware and is licensed under the CC BY-SA 4.0. You may redistribute and modify this documentation under the terms of CC BY-SA 4.0. (https://creativecommons.org/licenses/by-sa/4.0/). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY,

INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE." COPYRIGHT © 2024 Atom Computing, Inc.