



# **Airoha IoT SDK Memory Layout Developer's Guide**

Version: 11.1

Release date: 13 January 2022

## Document Revision History

---

Revision	Date	Description
1.0	7 March 2016	Initial release.
1.1	31 March 2016	Add MT2533x memory layout description.
2.0	30 June 2016	Add 4MB memory layout of MT76x7.
2.1	2 September 2016	MT76x7 layout adjustment
3.0	4 November 2016	Added MT2533 memory layout description.
4.0	5 May 2017	Added MT7682, MT7686, MT5932 memory layout description.
5.0	20 May 2018	Added AB155x memory layout description.
5.1	11 March 2019	Refined section structure
6.0	25 April 2019	Added AW7698 memory layout description.
7.0	10 May 2019	Added AM255x memory layout description.
8.0	22 November 2019	Added AG3335 memory layout description
9.0	30 June 2020	Added AB1565/AB1568 memory layout description, and refine 155x & 3335 layout description.
9.1	15 September 2020	Added section 4.2.5 to describe how to add a new flash region.
9.2	26 October 2020	Added 8MB memory layout of AB1565M/AB1565AM/AB1568. Added section 4.2.6 to describe how to generate flash download configuration file automatically.
10.1	30 September 2021	Adjust the document structure to include AG3335 in the scope of GNSS, and add AG3352 to the GNSS directory.
11.1	13 January 2022	Added AB1585/AB1588 memory layout description

## Table of Contents

---

<b>Document Revision History.....</b>	<b>i</b>
<b>Lists of Tables and Figures.....</b>	<b>iii</b>
<b>1. Overview .....</b>	<b>1</b>
<b>2. Memory Layout and Configuration for Smart MCU.....</b>	<b>2</b>
2.1. Memory Layout and Configuration for MT2523x.....	2
2.2. Memory Layout and Configuration for AM255x.....	13
<b>3. Memory Layout and Configuration for WIFI.....</b>	<b>28</b>
3.1. Memory Layout and Configuration for MT76x7 .....	28
3.2. Memory Layout and Configuration for MT7682.....	35
3.3. Memory Layout and Configuration for MT7686.....	48
3.4. Memory Layout and Configuration for MT5932.....	62
3.5. Memory Layout and Configuration for AW7698 .....	64
<b>4. Memory Layout and Configuration for BT-Audio .....</b>	<b>65</b>
4.1. Memory Layout and Configuration for AB155x.....	65
4.2. Memory Layout and Configuration for AB1565/AB1568 .....	74
4.3. Memory Layout and Configuration for AB1585/AB1588 .....	85
<b>5. Memory Layout and Configuration for GNSS .....</b>	<b>98</b>
5.1. Memory Layout and Configuration for AG3335 .....	98
5.2. Memory Layout and Configuration for AG3352 .....	107

## Lists of Tables and Figures

---

Table 1. Tips for changing the memory layout of MT76x7 platform .....	33
Figure 2-1. MT2523x virtual memory mapping .....	2
Figure 2-2. Load view of the MT2523D and MT2523G memory layout without FOTA .....	3
Figure 2-3. Load view of the MT2533 memory layout without FOTA.....	4
Figure 2-4. Execution view of the MT2523D, MT2523G and MT2533 memory layout without FOTA .....	5
Figure 2-5. Load view of the MT2523D and MT2523G memory layout with full binary FOTA .....	5
Figure 2-6 Load view of the MT2533 memory layout with full binary FOTA .....	6
Figure 2-7. Execution view of the MT2523D and MT2523G memory layout with full binary FOTA .....	7
Figure 2-8. Execution view of the MT2533 memory layout with full binary FOTA .....	7
Figure 2-9. AM255x virtual memory 1 mapping .....	14
Figure 2-10. AM255x virtual memory 2 mapping .....	15
Figure 2-11. Load view of the AM255x memory layout without FOTA.....	16
Figure 2-12. Execution view of the AM255x memory layout without FOTA.....	17
Figure 2-13. Load view of the AM255x memory layout with full binary FOTA .....	18
Figure 2-14. Execution view of the AM255x memory layout with full binary FOTA .....	19
Figure 3-1. The load view of the 2MB flash memory layout .....	29
Figure 3-2. The execution view of the 2MB flash memory layout .....	30
Figure 3-3. The load view of the 4MB flash memory layout .....	31
Figure 3-4. The execution view of the 4MB flash memory layout .....	32
Figure 3-5 MT7682 virtual memory mapping .....	35
Figure 3-6 Load view of the MT7682 memory layout without FOTA.....	37
Figure 3-7. Execution view of the MT7682 memory layout without FOTA.....	38
Figure 3-8. Load view of the MT7682 memory layout with full binary FOTA .....	39
Figure 3-9. Execution view of the MT7682 memory layout with full binary FOTA .....	40
Figure 3-10. MT7686 virtual memory 1 mapping .....	48
Figure 3-11. MT7686 virtual memory 2 mapping .....	49
Figure 3-12. Load view of the MT7686 memory layout without FOTA.....	50
Figure 3-13. Execution view of the MT7686 memory layout without FOTA.....	51
Figure 3-14. Load view of the MT7686 memory layout with full binary FOTA .....	52
Figure 3-15. Execution view of the MT7682 memory layout with full binary FOTA .....	53
Figure 3-16 MT5932 load view memory layout without external flash.....	62
Figure 3-17 MT5932 execution view memory layout without external flash .....	63
Figure 4-1. AB155x virtual memory 1 mapping .....	65
Figure 4-2. AB155x virtual memory 2 mapping .....	66
Figure 4-3. Load view of the AB155x memory layout without FOTA.....	67
Figure 4-4. Execution view of the AB155x memory layout without FOTA.....	68
Figure 4-5. Load view of the AB155x memory layout with full binary FOTA .....	69
Figure 4-6. Execution view of the AB155x memory layout with full binary FOTA .....	70
Figure 4-7. AB1565/AB1568 virtual memory mapping .....	75

Figure 4-8. Load view of the AB1565/AB1565A memory layout with full binary FOTA.....	76
Figure 4-9. Execution view of the AB1565/AB1565A memory layout with full binary FOTA.....	77
Figure 4-10. Load view of the AB1565M/AB1565AM/AB1568 memory layout with full binary FOTA.....	77
Figure 4-11. Execution view of the AB1565M/AB1565AM/AB1568 memory layout with full binary FOTA.....	78
Figure 4-12 AB158X virtual memory mapping .....	86
Figure 4-13. Load view of the AB1585 memory layout with full binary FOTA .....	87
Figure 4-14. Execution view of the AB1585 memory layout with full binary FOTA.....	88
Figure 4-15. Load view of the AB1588 memory layout with full binary FOTA .....	89
Figure 4-16. Execution view of the AB1588 memory layout with full binary FOTA.....	90
Figure 5-5-1 AG3335 virtual memory 1 mapping.....	98
Figure 5-5-2 AG3335 virtual memory 2 mapping.....	99
Figure 5-5-3 Load view of the AG3335 memory layout without PSRAM .....	100
Figure 5-5-4 Execution view of the AG3335 memory layout without PSRAM .....	101
Figure 5-5-5 Load view of the AG3335 memory layout with PSRAM .....	102
Figure 5-5-6 Execution view of the AG3335 memory layout with PSRAM .....	103
Figure 5-5-7 AG3352 virtual memory mapping.....	108
Figure 5-5-8 Load view of the AG3352 2MB memory layout without FOTA.....	109
Figure 5-5-9 Execution view of the AG3352 memory layout .....	110

## 1. Overview

---

This document provides details on the memory layout design and configuration of Airoha IoT development platform for RTOS. The chips of each product line are shown below.

- Airoha IoT SDK for Smart MCU: MT2523/MT2533/AM255x
- Airoha IoT SDK for Wi-Fi: MT5932/MT7682/MT7686/MT7687/MT7697/AW7698
- Airoha IoT SDK for BT Audio: AB155x/AB158x
- Airoha IoT SDK for Location: AG3335

Each memory layout has two types of views, load view and an execution view. The design concept will be described based on the two views:

- Load view describes a memory region and section of each image in terms of the address it is located at before the image is processed.
- Execution view describes a memory region and section of each image in terms of the address it is located at during the image execution.


Different toolchains have different layout configuration files. The GCC toolchain uses a linker script, the ARMCC toolchain uses a scatter file. The memory layout configuration will be described separately for each toolchain.

## 2. Memory Layout and Configuration for Smart MCU

### 2.1. Memory Layout and Configuration for MT2523x

The MT2523x chipsets support three types of physical memory, Serial Flash, Pseudo Static Random Access Memory (PSRAM) and Tightly Coupled Memory (TCM). The memory layouts are designed based on the three types of memory.

The virtual memory on the MT2523x is provided for cacheable memory and is implemented based on the memory mapping mechanism of ARM Cortex-M4. The virtual address range from 0x10000000 to 0x14000000 is mapped to the PSRAM address range from 0x00000000 to 0x04000000, as shown in Figure 2-1. The virtual memory region (0x10000000 ~ 0x14000000) is used as cacheable memory. All read-write (RW) data is stored in this region by default.



**Figure 2-1. MT2523x virtual memory mapping**



Note, that the address 0x04000000 doesn't limit the PSRAM size to 64MB. It only specifies the maximum range of the PSRAM region supported by the LinkIt 2523 HDK.

The memory layout can be defined with the firmware update over the air (FOTA) and without FOTA. Each of the layouts has two views described above.

This section guides you through:

- Types of the memory layout

- Programming guide
- Memory Layout Adjustment with a
  - Linker Script
  - Scatter File


### 2.1.1. Memory layout without FOTA

#### 2.1.1.1. Load view

MT2523x has 4MB internal serial flash memory. The load view on the flash memory with disabled FOTA for MT2523D and MT2523G is shown in Figure 2-2. The load view on the flash memory with disabled FOTA for MT2533 is shown in Figure 2-3.


- Bootloader. The bootloader binary is always located at the very beginning of the flash memory. The size of the bootloader is not configurable and is fixed to 64kB size.
- ARM Cortex-M4 firmware. This section of the memory is reserved for the RTOS binary.
- External DSP buffer. This section is only available on MT2533 and it's reserved for external DSP image. External DSP is a third-party DSP which provides voice recognition and advanced noise suppression technologies. Other third-party audio/speech handling algorithms can also be integrated in this external DSP, if needed.
- The end of the flash is a reserved buffer for NVDM buffer and Extended Prediction Orbit (EPO) buffer. For more information about the EPO, please refer to Airoha IoT Development Platform for RTOS GNSS Developers Guide under SDK/doc folder. The size of the NVDM is configurable, but the size of the EPO buffer is not configurable.

The start address and the maximum size of each binary and reserved buffer are configurable, see section 2.1.4, "Memory layout adjustment with a linker script" for more details.



**Figure 2-2. Load view of the MT2523D and MT2523G memory layout without FOTA**





**Figure 2-3. Load view of the MT2533 memory layout without FOTA**

For more information about FOTA, refer to Airoha IoT Development Platform for RTOS Firmware Update Developer's Guide located under SDK/doc folder.

For more information about NVDM, refer to Airoha IoT Development Platform for RTOS API reference guide.

For more information about EPO, refer to the Airoha IoT Development Platform for RTOS GNSS Developers Guide under SDK/doc folder.

#### **2.1.1.2. Execution view**

Execution view describes where the code and data are located during the program runtime, as shown in Figure 2-4 for MT2523D, MT2523G and for MT2533. The execution view is based on the Serial Flash, PSRAM and TCM, as described below:

- Serial Flash. The code and read-only (RO) data are located in the flash memory during runtime.
- PSRAM
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of PSRAM.
  - Non-cacheable read-write (RW) data and zero-initialized (ZI) data.
  - Cacheable RW data and ZI data.
- TCM. Some critical and high-performance code or data can be stored into the TCM. See section 2.1.3, "Programming guide" to learn how to put code or data to the TCM.
  - Code and RO data.
  - RW data and ZI data.
  - The system stack.




Figure 2-4. Execution view of the MT2523D, MT2523G and MT2533 memory layout without FOTA

## 2.1.2. Memory layout with FOTA of full binary update

### 2.1.2.1. Load view

If FOTA is enabled, the memory flash layout's load view is, as shown in Figure 2-5 for MT2523D and MT2523G, and Figure 2-6 for MT2533. A FOTA buffer is added for temporary storage of the binary that will be used to update the current ARM Cortex-M4 firmware. The start address and maximum size of each binary and the reserved space of certain memory layouts are configurable, see section 2.1.4, "Memory layout adjustment with a linker script" for more details. To enable FOTA, please refer to the Airoha IoT Development Platform for RTOS Firmware Update Developer's Guide located under the SDK /doc folder.





Figure 2-5. Load view of the MT2523D and MT2523G memory layout with full binary FOTA



**Figure 2-6 Load view of the MT2533 memory layout with full binary FOTA**

#### 2.1.2.2. Execution view

The execution view (see Figure 2-7 for MT2523D and MT2523G, and Figure 2-8 for MT2533) at runtime is described below.

- Serial Flash. The code and RO data are located in the flash memory during runtime.
- PSRAM
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of the PSRAM.
  - Non-cacheable RW data.
  - Cacheable RW data.
- TCM. Some critical and high-performance code and data can be stored in the TCM. See section 2.1.3, “Programming guide” to learn how to put code or data to the TCM.
  - Code and RO data.
  - RW data, ZI data.
  - The system stack.




Figure 2-7. Execution view of the MT2523D and MT2523G memory layout with full binary FOTA




Figure 2-8. Execution view of the MT2533 memory layout with full binary FOTA

### 2.1.3. Programming guide

This programming guide is based on the memory layout described in see section 2.1.1.2, “Execution view”. The following recommendations allow the developers to place the code successfully to the desired memory location during runtime.

- 1) Place the code or RO data to the Serial Flash at runtime.

By default, the code or RO data is placed in the flash, execute in place (XIP), no need to modify.

- 2) Place the code or RO data to the PSRAM at runtime.

To run the code or access RO data in the PSRAM with better performance, specify the attribute explicitly in your code, as shown in the example below.

```
//code
ATTR_TEXT_IN_RAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_RAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, during the function call the code will be placed in the Serial Flash instead of the PSRAM.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

### 3) Place RW data or ZI data to non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with special purpose such as direct memory access (DMA) buffer, specify the attribute explicitly in your code, as shown in the example below.

```
//RW data
ATTR_RWDATA_IN_NONCACHED_RAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_RAM int b;
```

For comparison, if the attribute is not explicitly defined, the data will be placed in the cacheable memory instead of the non-cacheable memory.

```
//RW data
int b = 8;

//ZI data
int b;
```

### 4) Place RW data or ZI data to cacheable memory at runtime.

By default, RW data/ZI data are placed in the cacheable memory, no need to modify.

### 5) Place code or RO data to the TCM at runtime.

To run the code or access RO data in the TCM with better performance, specify the attribute explicitly in your code, as shown in the example below.

```
//code
ATTR_TEXT_IN_TCM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
```

```
ATTR_RODATA_IN_TCM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, during the function call the code will be placed in the Serial Flash instead of the TCM.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

6) Put RW data/ZI data to TCM at runtime.

To access RW data and ZI data in the TCM with better performance, you should specify the attribute explicitly in your code, as shown in the example below.

```
//rw-data
ATTR_RWDATA_IN_TCM int b = 8;
//zi-data
ATTR_ZIDATA_IN_TCM int b;
```

For comparison, if the attribute is not explicitly defined, the data will be placed in the PSRAM instead of the TCM.

```
//RW data
int b = 8;
//ZI data
int b;
```

#### 2.1.4. Memory layout adjustment with a linker script

The memory layout can be configured with different toolchains. When the code is built based on the GCC toolchain, the memory layout description file called a linker script is required. When the code is built based on ARMCC toolchain, the memory layout description file called a scatter file is used.

This section describes how to use the linker script provided by Airoha and how to configure the linker script when building code with the GCC toolchain. The scatter file will be introduced in see section 2.1.7, “Memory layout adjustment with a scatter file”.

##### 2.1.4.1. Types of linker scripts

Two kinds of linker scripts are provided:

- Template linker script – every application linker script should be based on the template linker script.
- Application linker script – every application has its particular linker script. This linker script is passed to the linker during linking stage.

##### 2.1.4.2. Template linker script

Template linker scripts are based on the memory layout see section 2.1.1 and 2.1.2. If the memory layout is modified, the linker script should also be modified manually. It's recommended to use the layout and linker scripts provided by Airoha as a reference for your customizations.

The template linker scripts are located under `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/` folder.

The folder includes:

- **default**. This folder contains a template linker script to build a project without FOTA memory layout, see section 2.1.1, “Memory layout without FOTA”.
- **full\_bin\_fota**. This folder contains a template linker script to build a project with full binary FOTA memory layout, see section 2.1.2, “Memory layout with FOTA of full binary update”
- **ram**. This folder contains a template linker script to enable RAM debugging. To place all your code into PSRAM, use this linker script as a reference.

### 2.1.4.3. Application linker script

The application linker script is located under `/project/<board>/apps/<project>/GCC/` folder. Each application has its own linker script and each linker script can have a different memory layout configuration based on the application requirements.

### 2.1.5. How to use the linker script

To create a new linker script file for your application:

- Clone a linker script from the template folder.
- Create a new linker script manually. The memory layout in this case should also be user-defined to match your linker script.

#### 2.1.5.1. Cloning the linker script

To clone a linker script from the template:

- 1) Specify the memory layout feature for your application development, such as without FOTA, full binary FOTA see section 2.1.1 and 2.1.2.
- 2) Copy the template linker script from template folder to your application project's folder see section 2.1.4.1, “Types of linker scripts”.
- 3) Memory layout without FOTA.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/default` to `/project/<board>/apps/<project>/GCC/`.

- 4) Memory layout with FOTA full binary update.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/full_bin_fota` to `/project/<board>/apps/<project>/GCC/`.

- 5) Memory layout with RAM debugging.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/ram` to `/project/<board>/apps/<project>/GCC/`.

- 6) Modify the linker script according to the application requirements.

### 2.1.6. Rules to adjust the memory layout

The memory layout can be customized to fit the application requirements. However, the bootloader and EPO buffer is not configurable. The rest of the memory layout can be adjusted as follows.

Common rules for different memory layout adjustment settings are described below.

- 1) The address and size must be block aligned. The default block size is 4kB and is defined in `driver/chip/<chip>/inc/flash_opt_gen.h` header file.
- 2) To configure the size or the address, make sure there is no overlap between two adjacent memory regions. The total size of all the regions should not exceed the physical flash size.

#### 2.1.6.1. Adjusting the layout for ARM Cortex-M4 firmware

To adjust the memory assigned to ARM Cortex-M4 firmware:

- 1) Modify the `ROM_RTOS` length and starting address in the `flash.ld` linker script under the GCC folder of the project.

```
MEMORY
{
    ...
    ROM_RTOS(rx)          : ORIGIN = 0x08010000, LENGTH = 3072K
    ...
}
```

- 2) Modify the macro definitions for `RTOS_BASE` and `RTOS_LENGTH` in `project/<board>/apps/<application>/inc/memory_map.h` header file.
- 3) Rebuild the bootloader and the ARM Cortex-M4 firmware.

Execute the following command under the root folder of the SDK.

```
./build.sh project_board example_name BL
```

The `project_board` is the project folder of a specific hardware board and `example_name` is the name of the example. For example, to build the `hal_adc` of `mt2523_hdk`, the command will be:

```
./build.sh mt2523_hdk hal_adc BL
```

- 4) Make sure the length of ROM region doesn't exceed the flash size of the system and for MT2523 the internal flash is 4MB.

#### 2.1.6.2. Adjusting the memory layout with FOTA full binary update

- 1) Modify ARM Cortex-M4 firmware size if needed see section 2.1.6.1, "Adjusting the layout for ARM Cortex-M4 firmware".
- 2) Modify the `ROM_FOTA_RESERVED` length and starting address in the `flash.ld` linker script under the GCC folder of a project.

```
MEMORY
{
    ...
    ROM_FOTA_RESERVED(rx) : ORIGIN = 0x08200000, LENGTH = 1920K
    ...
}
```

- 3) Modify the macro definitions for `FOTA_RESERVED_BASE` and `FOTA_RESERVED_LENGTH` in `project/<board>/apps/<application>/inc/memory_map.h` header file.



Note, refer to the SDK Firmware Upgrade Developer's Guide located under `SDK/doc` folder for more details about how to adjust the FOTA buffer.



### 2.1.6.3. Adjusting the NVDM buffer

To adjust the NVDM buffer layout:

- 1) Modify size of the ARM Cortex-M4 firmware if needed see section 2.1.6.1, “Adjusting the layout for ARM Cortex-M4 firmware”.
- 2) Modify FOTA buffer size if needed see section 2.1.6.2, “Adjusting the memory layout with FOTA full binary update”.
- 3) Modify the ROM\_NVDM\_RESERVED length and starting address in the `flash.ld` if no FOTA or full binary FOTA feature is enabled

```
MEMORY
{
    ...
    ROM_NVDM_RESERVED(rx) : ORIGIN = 0x083E0000, LENGTH = 64K
    ...
}
```

- 4) Modify the macro definitions for ROM\_NVDM\_BASE, ROM\_NVDM\_LENGTH in `project\<board>\apps\<application>\inc\memory_map.h` header file.



Note, to adjust the NVDM buffer, please refer to the NVDM module of HAL in the Airoha IoT development platform for RTOS API reference.

## 2.1.7. Memory layout adjustment with a scatter file

### 2.1.7.1. Types of scatter files

Two types of scatter files are provided:

- Template scatter file – every application scatter file should be based on the template scatter file.
- Application scatter file – every application has its particular scatter file. This scatter file will be passed to the linker during linking stage.

### 2.1.7.2. Template scatter file

Template scatter files are based on the memory layout, see section 2.1.1 and 2.1.2. If you’ve changed the memory layout, you should also modify the scatter file manually. It’s recommended to use the layout and scatter files provided by Airoha as a reference for your customizations.

The template scatter files are located under `/driver/CMSIS/Device/MTK/<chip>/linkerscript/RVCT/` folder. The folder includes:

- `default`. This folder contains a template scatter file to build a project without FOTA memory layout, see section 2.1.1, “Memory layout without FOTA”.
- `full_bin_fota`. This folder contains a template scatter file to build a project with full binary FOTA memory layout, see section 2.1.2, “Memory layout with FOTA of full binary update”
- `ram`. This folder contains a template scatter file to enable RAM debugging. To place all your code into PSRAM, you can use this scatter file as a reference.

### 2.1.7.3. Application scatter file

The application scatter file is located under `/project/<board>/apps/<project>/MDK-ARM/` folder. Each application has its own scatter file and each scatter file can have a different memory layout configuration based on the application requirements.

### 2.1.8. How to use the scatter file

To create a new scatter file for your application:

- Clone a scatter file from the MDK-ARM folder of the template folder.
- Create a new scatter file manually. The memory layout in this case should also be user-defined to match your scatter file.

#### 2.1.8.1. Cloning the scatter file

To clone a scatter file from the template:

- 1) Specify the memory layout feature for your application development, such as without FOTA, full binary FOTA see section 2.1.1 and 2.1.2.
- 2) Copy the template scatter file from template folder to your application project's folder see section 2.1.7.1, "Types of scatter files".
- 3) Memory layout without FOTA.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/default` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 4) Memory layout with FOTA full binary update.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/full_bin_fota` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 5) Memory layout with RAM debugging.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/ram` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 6) Modify the scatter file according to the application requirements.

### 2.1.9. How to configure the scatter file


The configuration is the same; see section 2.1.6, "Rules to adjust the memory layout".

## 2.2. Memory Layout and Configuration for AM255x

AM255x supports four types of physical memory: Serial Flash; Pseudo Static Random Access Memory (PSRAM, which is only supported on AM2558. No further mention of this difference is made from this point on); System Random Access Memory (SYSRAM); and Tightly Coupled Memory (TCM). The memory layouts are designed based on these four types of memory.

The virtual memory on AM255x is provided for cacheable memory and is implemented based on the memory mapping mechanism of ARM Cortex-M4. There are two virtual address ranges. The first memory address range, from `0x100000000` to `0x140000000`, is mapped to the PSRAM address range between `0x00000000` and `0x04000000`, as shown in Figure 2-9. The second memory address range, between and `0x14240000`, is mapped to the SYSRAM address range from `0x04200000` to `0x04240000`, as shown in Figure 2-10. The first virtual memory region (`0x100000000` to `0x140000000`) and the second virtual memory region (`0x14200000` to

0x14240000) are used as cacheable memory. For AM2558, RW data is stored in the first virtual memory region by default; RW data is stored in the second virtual memory region for AM2556/AM2555.



*Figure 2-9. AM255x virtual memory 1 mapping*




Figure 2-10. AM255x virtual memory 2 mapping

The memory layout can be defined with or without FOTA. Each of the layouts has two views as described above.

This section guides you through:

- Types of the memory layout
- Programming guide
- Memory Layout Adjustment with a
  - Linker Script
  - Scatter File
  - IAR Configuration File

## 2.2.1. Memory layout without FOTA


### 2.2.1.1. Load view

AM2558/AM2556 has 4MB internal serial flash memory. The flash size of AM2555 varies according to the flash type used by the customer. The load view on the flash memory with disabled FOTA for AM255x is shown in Figure 2-11.

- Partition table – Always located at the start of the flash memory and used to record the location and size of all binaries on the serial flash. The size of the partition table is fixed to 4kB and is not configurable.
- Security header – Reserved for RTOS binary security information. The size of the security header is fixed to 4kB and is not configurable.

- Bootloader – The size of the bootloader is fixed to 64kB and is not configurable.
- N9 patch – This section of the memory is reserved for the N9 patch binary.
- ARM Cortex-M4 firmware – This section of the memory is reserved for the RTOS binary.
- DSP0 binary – This section of the memory is reserved for the DSP0 binary.
- DSP1 binary – This section of the memory is reserved for the DSP1 binary.
- The end of the flash is a reserved buffer for the NVDM buffer. The size of the NVDM buffer is configurable.

The start address and the maximum size of each binary and reserved buffer are configurable. Please refer to Section 2.2.4. “Memory layout adjustment with a linker script” for more information.



**Figure 2-11. Load view of the AM255x memory layout without FOTA**

For more information about FOTA, please refer to “Airoha IOT SDK Firmware Update Developer's Guide” located in the SDK/doc folder.


For more information about NVDM, please refer to “Airoha IOT SDK API reference guide”.

#### **2.2.1.2. Execution view**

The execution view is where the code and data are located during the program runtime, as shown in Figure 2-12. The execution view for AM255x is based on the Serial Flash, PSRAM, SYSRAM, and TCM, as described below:

- Serial Flash – The code and read-only (RO) data are in the flash memory during runtime.
- PSRAM.
  - PSRAM code and RO data – The PSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.

- Non-cacheable RW data and ZI data.
- SYSRAM.
  - SYSRAM code and RO data. The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - System Private Memory.
- TCM – Some critical and high-performance code or data can be stored in the TCM. Please refer to Section 2.2.3. “Programming guide” for information about putting code or data into the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
  - Code and RO data.
  - RW data and ZI data.
  - The system stack.




*Figure 2-12. Execution view of the AM255x memory layout without FOTA*

## 2.2.2. Memory layout with FOTA of full binary update

### 2.2.2.1. Load view

The AM255x memory flash layout’s load view with enabled FOTA is shown in Figure 2-13. A FOTA buffer is added for temporary storage of the binary that is used to update the current ARM Cortex-M4 firmware. The start address and maximum size of each binary, and the reserved space of specific memory layouts are configurable. Please refer to Section 2.2.4. “Memory layout adjustment with a linker script”, for more information.

To enable FOTA, please refer to the “Airoha IOT SDK Firmware Update Developer's Guide” located in the SDK/doc folder.




**Figure 2-13. Load view of the AM255x memory layout with full binary FOTA**

#### 2.2.2.2. Execution view

The execution view (see Figure 2-14. Execution view of the AM255x memory layout with full binary FOTA for AM255x at runtime is described below.

- Serial Flash – The code and read-only (RO) data are located in the flash memory during runtime.
- PSRAM.
  - PSRAM code and RO data – The PSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
- SYSRAM.
  - SYSRAM code and RO data – The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - System Private Memory.
- TCM – Some critical and high-performance code or data can be stored in the TCM. Please refer to Section 2.2.3. “Programming guide” for information about putting code or data into the TCM.

- Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
- Code and RO data.
- RW data and ZI data.
- The system stack.



**Figure 2-14. Execution view of the AM255x memory layout with full binary FOTA**

### 2.2.3. Programming guide

This programming guide is based on the memory layout described in Section 2.2.2.2. “Execution view”. The following recommendations allow the developers to successfully put the code in the desired memory location during runtime.

- 1) Put the code or RO data into the Serial Flash at runtime.

By default, the code or RO data is put into the flash and executed in place (XIP) without needing to be modified.

- 2) Put the code or RO data into the PSRAM at runtime.

To run the code or access RO data in the PSRAM with better performance, specify the attribute explicitly in your code, as shown in the following example.

```
//code
ATTR_TEXT_IN_RAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_RAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the PSRAM during the function call.



```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

- 3) Put RW data or ZI data into PSRAM non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with a specific purpose such as direct memory access (DMA) buffer, specify the attribute explicitly in your code, as shown in the following example.

```
//RW data
ATTR_RWDATA_IN_NONCACHED_RAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_RAM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM cacheable memory instead of the non-cacheable memory.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 4) Put RW data or ZI data into PSRAM cacheable memory at runtime.

By default, RW data/ZI data are put into the cacheable memory. It is not necessary to make changes to the code.

- 5) Put the code or RO data into the SYSRAM at runtime.

To run the code or access RO data in the SYSRAM with better performance, specify the attribute explicitly in your code, as shown in the following example.

```
//code
ATTR_TEXT_IN_SYSRAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_SYSRAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the SYSRAM during the function call.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
```

```
const int b = 8;
```

- 6) Put RW data or ZI data into SYSRAM cacheable memory at runtime.

To access RW data and ZI data in the SYSRAM cacheable memory, specify the attribute explicitly in your code, as shown in the following example.

```
//RW data
ATTR_RWDATA_IN_CACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_CACHED_SYSRAM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM cacheable memory instead of the non-cacheable memory because RW and ZI are put into PSRAM cacheable memory by default.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 7) Put RW data or ZI data into SYSRAM non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with a specific purpose (such as direct memory access (DMA) buffer), you must specify the attribute explicitly in your code, as shown in the following example.

```
//RW data
ATTR_RWDATA_IN_NONCACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_SYSRAM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM cacheable memory instead of the non-cacheable memory because RW and ZI are put into PSRAM cacheable memory by default.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 8) Put the code or RO data into the TCM at runtime.

To run the code or access RO data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
//code
ATTR_TEXT_IN_TCM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_TCM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the TCM during the function call.

```
//code
int func(int par)
```

```
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

9) Put RW data/ZI data into TCM at runtime.

To access RW data and ZI data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
//rw-data
ATTR_RWDATA_IN_TCM int b = 8;
//zi-data
ATTR_ZIDATA_IN_TCM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM instead of the TCM.

```
//RW data
int b = 8;
//ZI data
int b;
```

## 2.2.4. Memory layout adjustment with a linker script

The memory layout can be configured with different toolchains. When the code is built based on the GCC toolchain, the memory layout description file called a linker script is necessary. When the code is built based on ARMCC toolchain, the memory layout description file called a scatter file is used.

This section shows how to use the linker script provided by Airoha, and how to configure the linker script when building code with the GCC toolchain. The scatter file is introduced in Section 2.2.7. “Memory layout adjustment with a scatter file”.

### 2.2.4.1. Types of linker scripts

Two types of linker scripts are provided:

- Template linker script – every application linker script should be based on the template linker script.
- Application linker script – every application has a specific linker script. The linker script is passed to the linker during the linking stage.

### 2.2.4.2. Template linker script

The template linker scripts are based on the memory layout. Please refer to Sections 2.2.1. and 2.2.2. for more information. If the memory layout is modified, the linker script must also be manually modified. We strongly recommend that you use the layout and linker scripts provided by Airoha as a reference for your customizations.

The template linker scripts are located in the `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/` folder.

The folder includes:

- `default` – This folder contains a template linker script for building a project without a FOTA memory layout. Please refer to Section 2.2.1. “Memory layout without FOTA” for more information.

- `full_bin_fota` – This folder contains a template linker script for building a project with a full binary FOTA memory layout. Please refer to Section 2.2.2. “Memory layout with FOTA of full binary update” for more information.
- `sysram` – This folder contains a template linker script for enabling RAM debugging. Use this linker script as a reference for putting all your code into SYSRAM.

### 2.2.4.3. Application linker script

The application linker script is in the `/project/<board>/apps/<project>/GCC/` folder. There is a linker script for each application. Each linker script can have a different memory layout configuration based on the application requirements.

### 2.2.5. How to use the linker script

To create a new linker script file for your application:

- Clone a linker script from the template folder.
- Create a new linker script manually. The memory layout in this case must also be user-defined to match your linker script.

#### 2.2.5.1. Cloning the linker script

To clone a linker script from the template:

- 1) Specify the memory layout feature for your application development, such as without FOTA, or full binary FOTA. Please refer to Sections 2.2.1. and 2.2.2. for more information.
- 2) Copy the template linker script from the template folder to your application project's folder. Please refer to Section 2.2.4.1. “Types of linker scripts” for more information.
- 3) Memory layout without FOTA.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/default` to `/project/<board>/apps/<project>/GCC/`.

- 4) Memory layout with FOTA full binary update.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/full_bin_fota` to `/project/<board>/apps/<project>/GCC/`.

- 5) Memory layout with RAM debugging.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/sysram` to `/project/<board>/apps/<project>/GCC/`.

- 6) Make any necessary changes to the linker script according to the application requirements.

### 2.2.6. Rules to adjust the memory layout

The memory layout can be customized to fit the application requirements. However, the sections for the partition table, security header, and bootloader are not configurable. You can make changes to the other parts of the memory layout.

Common rules for different memory layout adjustment settings are described below.

- 1) The address and size must be block aligned. The default block size is 4kB and is defined in the `driver/chip/<chip>/inc/flash_opt_gen.h` header file.

- 2) To configure the size or the address, make sure there is no overlap between the two adjacent memory regions. The total size of all the regions must not exceed the physical flash size.

### 2.2.6.1. Adjusting the layout for ARM Cortex-M4 firmware

To adjust the memory assigned to ARM Cortex-M4 firmware:

- 1) Make any necessary changes to the ROM\_RTOS length and the starting address in the `am255x_flash.ld` (eg. `am2552_flash.ld`) linker script under the GCC folder of the project.

```
MEMORY
{
    ...
    ROM_RTOS(rx)          : ORIGIN = 0x08032000, LENGTH = 1000K
    ...
}
```

- 2) Rebuild the bootloader and the ARM Cortex-M4 firmware, and then execute the following command under the root folder of the SDK:

```
./build.sh project_board example_name BL
```

The `project_board` is the project folder of a specific hardware board and `example_name` is the name of the example. For example, to build the `hal_adc` of `am2552_evk`, the command is:

```
./build.sh am2552_evk hal_adc BL
```

- 3) Make sure the length of the ROM region is not bigger than the flash size of the system. The internal flash is 4MB for AM2558/AM2556.

### 2.2.6.2. Adjusting the memory layout with FOTA full binary update

- 1) Make any necessary changes to the ARM Cortex-M4 firmware size. Please refer to Section 2.2.6.1. “Adjusting the layout for ARM Cortex-M4 firmware” for more information.
- 2) Make any necessary changes to the ROM\_FOTA\_RESERVED length and starting address in the `flash.ld` linker script under the GCC folder of a project.

```
MEMORY
{
    ...
    ROM_FOTA_RESERVED(rx) : ORIGIN = 0x0822B000, LENGTH = 1812K
    ...
}
```



Note: Please refer to the “SDK Firmware Upgrade Developer’s Guide” in the SDK /doc folder for more information about making changes to the FOTA buffer.

### 2.2.6.3. Adjusting the NVDM buffer

To adjust the NVDM buffer layout:

- 1) Make any necessary changes to the size of the ARM Cortex-M4 firmware. Please refer to Section 2.2.6.1. “Adjusting the layout for ARM Cortex-M4 firmware” for more information.
- 2) Make any necessary changes to the FOTA buffer size. Please refer to Section 2.2.6.2 “Adjusting the memory layout with FOTA full binary update” for more information.

- 3) Make any necessary changes to the ROM\_NVDM\_RESERVED length and starting address in the `flash.ld` if no FOTA or full binary FOTA feature is enabled.

```
MEMORY
{
    ...
    ROM_NVDM_RESERVED(rx) : ORIGIN = 0x083F0000, LENGTH = 64K
    ...
}
```



Note: If you are making changes to the NVDM buffer, please refer to the NVDM module of HAL in the Airoha IOT SDK API reference.

## 2.2.7. Memory layout adjustment with a scatter file

### 2.2.7.1. Types of scatter files

Two types of scatter files are provided:

- Template scatter file – every application scatter file must be based on the template scatter file.
- Application scatter file – every application has a specific scatter file. The scatter file is passed to the linker during the linking stage.

### 2.2.7.2. Template scatter file

Template scatter files are based on the memory layout. If changes are made to the memory layout, the scatter file must also be manually modified. We strongly recommend that you use the layout and scatter files provided by Airoha as a reference for your customizations.

The template scatter files are located under the `/driver/CMSIS/Device/MTK/<chip>/linkerscript/RVCT/` folder. The folder includes:

- `default` – This folder contains a template scatter file to build a project without FOTA memory layout. Please refer to Section 2.2.1. “Memory layout without FOTA” for more information.
- `full_bin_fota` – This folder contains a template scatter file to build a project with full binary FOTA memory layout. Please refer to Section 2.2.2. “Memory layout with FOTA of full binary update” for more information.
- `sysram` – This folder contains a template scatter file to enable RAM debugging. You can use this scatter file as a reference for putting all your code into SYSRAM.

### 2.2.7.3. Application scatter file

The application scatter file is in the `/project/<board>/apps/<project>/MDK-ARM/` folder. Each application has its own scatter file, and each scatter file can have a different memory layout configuration based on the application requirements.

## 2.2.8. How to use the scatter file

To create a new scatter file for your application:

- Clone a scatter file from the MDK-ARM folder of the template folder.

- Create a new scatter file manually. The memory layout in this case must also be user-defined to match your scatter file.

### 2.2.8.1. Cloning the scatter file

To clone a scatter file from the template:

- 1) Specify the memory layout feature for your application development, such as without FOTA, or full binary FOTA. Please refer to Sections 2.2.1. and 2.2.2. for more information.
- 2) Copy the template scatter file from the template folder to your application project's folder. Please refer to Section 2.2.7.1. "Types of scatter files" for more information.
- 3) Memory layout without FOTA.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/default` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 4) Memory layout with FOTA full binary update.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/full_bin_fota` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 5) Memory layout with RAM debugging.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/ram` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 6) Make any necessary changes to the scatter file according to the application requirements.

### 2.2.9. How to configure the scatter file

The configuration is the same for the scatter file. Please refer to Section 2.2.6. "Rules to adjust the memory layout" for more information.

### 2.2.10. Memory layout adjustment with an IAR configuration file

#### 2.2.10.1. Types of scatter files

Two types of scatter files are provided:

- Template scatter file – every application scatter file must be based on the template scatter file.
- Application scatter file – every application has a specific scatter file. The scatter file is passed to the linker during the linking stage.

#### 2.2.10.2. Template scatter file

Template scatter files are based on the memory layout. Please refer to Sections 2.2.1. and 2.2.2. for more information. If changes are made to the memory layout, the scatter file must also be manually modified. We strongly recommend that you use the layout and scatter files provided by Airoha as a reference for your customizations.

The template scatter files are located under `/driver/CMSIS/Device/MTK/<chip>/linkerscript/IAR/` folder. The folder includes:

- `default` – This folder contains a template scatter file to build a project without a FOTA memory layout. Please refer to Section 2.2.1. "Memory layout without FOTA" for more information.

- `full_bin_fota` – This folder contains a template scatter file for building a project with full binary FOTA memory layout. Please refer to Section 2.2.2. “Memory layout with FOTA of full binary update” for more information.
- `sysram` – This folder contains a template scatter file for enabling RAM debugging. You can use this scatter file as a reference for putting all your code into SYSRAM.

### 2.2.10.3. Application scatter file

The application scatter file is located under the `/project/<board>/apps/<project>/EWARM/` folder. Each application has its own scatter file and each scatter file can have a different memory layout configuration based on the application requirements.

## 2.2.11. How to use the scatter file

To create a new scatter file for your application:

- Clone a scatter file from the EWARM folder of the template folder.
- Create a new scatter file manually. The memory layout in this case must also be user-defined to match your scatter file.

### 2.2.11.1. Cloning the scatter file

To clone a scatter file from the template:

- 1) Specify the memory layout feature for your application development, such as without FOTA, full binary FOTA.
- 2) Copy the template scatter file from the template folder to your application project's folder. Please refer to Section 2.2.7.1. “Types of scatter files” for more information.
- 3) Memory layout without FOTA.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/iar/default` to `/project/<board>/apps/<project>/EWARM/`.

- 4) Memory layout with FOTA full binary update.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/iar/full_bin_fota` to `/project/<board>/apps/<project>/EWARM/`.

- 5) Memory layout with RAM debugging.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/iar/ram` to `/project/<board>/apps/<project>/EWARM/`.

- 6) Make any necessary changes to the scatter file according to the application requirements.

## 2.2.12. How to configure the scatter file

The configuration is the same. Please refer to Section 2.2.6. “Rules to adjust the memory layout” for more information.



## 3. Memory Layout and Configuration for WIFI

---

### 3.1. Memory Layout and Configuration for MT76x7

The memory layout for Airoha IoT Development Platform for RTOS is based on a type of memory available on the supported SOCs. MT76x7 is equipped with three types of memory storage: Serial Flash, SYSRAM and Tightly Coupled Memory (TCM). This document guides you through the details of the memory layout and its use.

#### 3.1.1. 2MB memory layout view


##### 3.1.1.1. Load view

MT7687F has 2MB internal serial flash memory. The load view on the flash memory of the HDK is shown in Figure 3-1.

- Bootloader. The first 32kB of memory is allocated for the bootloader. The bootloader binary is located at out/<board>/<project>/. The bootloader is not configurable.
- Non-Volatile Data Management (NVDM) buffer. There are two blocks reserved for the NVDM buffer management. The first NVDM buffer after the Bootloader (see Figure 3-1) is not configurable, but the second NVDM buffer is configurable, see section 3.1.4 for more details.
- N9 RAM Code. The N9 binary is located under out/<board>/<project>/. The N9 RAM Code is not configurable.
- ARM Cortex-M4 firmware. The application binary is located under out/<board>/<project>/. ARM Cortex-M4 firmware is configurable see section 3.1.4 for more details.
- FOTA buffer. Firmware update over the air (FOTA) buffer is reserved for FOTA memory management. The FOTA buffer is configurable see section 3.1.4 for more details.



Note: For more information about FOTA, please refer to Airoha IoT Development Platform for RTOS Firmware Update Developer's Guide located under SDK /doc folder.




**Figure 3-1. The load view of the 2MB flash memory layout**

### 3.1.1.2. Execution view

Execution view describes where the code and data are located during the program execution. The execution view is based on the Serial Flash, SYSRAM and TCM, as described below:

- Serial Flash. The code and read-only (RO) data are located in the flash memory during runtime.
- SYSRAM. Vector table, read-write (RW) data, zero initialized (ZI) data will be moved to SYSRAM during runtime.
- TCM. Some special code and ZI data can be placed into the TCM during runtime, see section 3.1.3 for more details about placing the code and the data into the TCM.

The detailed execution view of the memory layout is shown in Figure 3-2.



**Figure 3-2. The execution view of the 2MB flash memory layout**

The size and address of the flash layout are not configurable. A user defined memory layout could be created by modifying or customizing the flash layout with two restrictions applied as follows:

- Load view: The bootloader must be located at the beginning of the flash.
- Execution view: Vector table must be located at the beginning of the SYSRAM.

### 3.1.2. 4MB memory layout view


MT7697 or MT7697D has a 4MB external flash. This section will introduce the memory layout based on the 4MB flash.

#### 3.1.2.1. Load view

The load view on the flash memory of the HDK is shown in Figure 3-3.

- Bootloader. The first 32kB of memory is allocated for the bootloader. The bootloader binary is located at `out/<board>/<project>/`. The bootloader is not configurable.
- N9 RAM Code. The N9 binary is located under `out/<board>/<project>/`. The N9 RAM Code is not configurable.
- ARM Cortex-M4 firmware. The application binary is located under `out/<board>/<project>/`. The ARM Cortex-M4 firmware is configurable. See section 3.1.4 for more details.
- FOTA buffer. Firmware update over the air (FOTA) buffer is reserved for FOTA memory management. The FOTA buffer is configurable. See section 3.1.4 for more details.
- Non-Volatile Data Management (NVDM) buffer is reserved for NVDM management. The NVDM buffer is configurable. See section 3.1.4 for more details.

Note: For more information about FOTA, please refer to Airoha IoT Development Platform for RTOS Firmware Update Developer's Guide located under SDK /doc folder.




**Figure 3-3. The load view of the 4MB flash memory layout**

### 3.1.2.2. Execution view

Execution view describes where the code and data are located during the program execution. The execution view is based on the Serial Flash, SYSRAM and TCM, as described below:

- Serial Flash. The code and read-only (RO) data are located in the flash memory during runtime.
- SYSRAM. Vector table, read-write (RW) data, zero initialized (ZI) data will be moved to SYSRAM during runtime.
- TCM. Some special code and ZI data can be placed into the TCM during runtime, see section 3.1.3 for more details about placing the code and the data into the TCM.

The detailed execution view of the memory layout is shown in Figure 3-4.



**Figure 3-4. The execution view of the 4MB flash memory layout**

The size and address of the flash layout are not configurable. A user defined memory layout could be created by modifying or customizing the flash layout with two restrictions applied as follows:

- Load view: The bootloader must be located at the beginning of the flash.
- Execution view: Vector table must be located at the beginning of the SYSRAM.

### 3.1.3. Programming guide

This programming guide is based on the memory layout described in section 3.1.1 and section 3.1.2. The following recommendations allow the developers to place the code successfully to the desired memory location during runtime.

- 1) Place the code or the RO data to the Serial Flash at runtime.

By default, the code or the RO data is placed in the flash (XIP - Execute in Place), no need to modify.

- 2) Place the code or RO data to TCM at run time.

To run the code or access the data in the TCM with better performance, specify the attribute explicitly in your code, as shown in the example below.

```
//code: The function func will be put into TCM by linker.
ATTR_TEXT_IN_TCM int func(int par)
{
    int s;
    s = par;
    //....
}
//ro-data: The variable b will be put into TCM by linker.
ATTR_TEXT_IN_TCM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, during the function call the code will be placed in the SYSRAM instead of the TCM.

```
//code: The function func will NOT be put into TCM by linker. It will be
put //into FLASH.
int func(int par)
```

```
{
    int s;
    s = par;
    //....
}
//ro-data: The variable b will NOT be placed into TCM by linker. It will
be placed //into the SYSRAM.
int b = 8;
```

### 3) Place ZI data into TCM at runtime.

The code below declares an attribute to place the ZI data into the TCM.

```
// zi-data: The variable b will be put into TCM by linker.
ATTR_ZIDATA_IN_TCM int b;
```

For comparison, if the attribute is not explicitly defined, during the function call the ZI data will be placed in the SYSRAM instead of the TCM.

```
// zi-data: The variable b will NOT be put into TCM by linker. It will be
put //into SYSRAM.
int b;
```

### 3.1.4. Memory layout adjustment with a linker script

The memory layout can be configured with different toolchains. When the code is built based on the GCC toolchain, the memory layout description file called a linker script is required. When the code is built based on the ARMCC toolchain, the memory layout description file called a scatter file is used.

This section describes how to use the linker script provided by Airoha and how to configure the linker script when building code with GCC toolchain. The scatter file will be introduced in see section 3.2.7.

The linker script is located under /project/<board>/apps/<project>/GCC/. Each application has its own linker script based on the preferred memory layout.

### 3.1.5. Memory layout configuration

By default, there is no need to modify the linker script. To create a new memory layout, a new linker script should be written.

The layout configuration information you can use in the modules is shown in Table 1.

**Table 1. Tips for changing the memory layout of MT76x7 platform**

Modules	Tips
Bootloader	The starting address and size of the bootloader are fixed, no need to modify.
N9 RAM	The starting address and size of the N9 RAM are fixed, no need to modify.
ARM Cortex-M4 firmware	The starting address of the ARM Cortex-M4 firmware is fixed, but the size is configurable.
FOTA buffer	The starting address and size of the FOTA buffer are configurable.
NVDM buffer	The first NVDM buffer located after the Bootloader is not configurable, no need to modify. The second NVDM buffer starting address and size are configurable (see Figure 3-1).

### 3.1.6. Rules to adjust the memory layout

#### 3.1.6.1. Adjusting the layout for ARM Cortex-M4 firmware

If the FOTA feature is not in use, you can increase the size of the ARM Cortex-M4 firmware for your application usage. The steps to increase the size of the ARM Cortex-M4 firmware are shown below:

- 4) Modify the XIP\_CODE length in the MT76x7\_flash.ld.

```
MEMORY
{
    ...
    XIP_CODE          (arx) : ORIGIN = 0x10079000, LENGTH = 0x000BF000
    ...
}
```

- 5) Modify the macro definition CM4\_CODE\_LENGTH in project\<board>\apps\<application>\inc\flash\_map.h.
- 6) Rebuild the bootloader and the ARM Cortex-M4 firmware.

#### 3.1.6.2. Adjusting the FOTA buffer size

The steps to adjust the FOTA buffer are shown below:

- 1) Modify the size of the ARM Cortex-M4 firmware, if necessary. See section 3.1.4.
- 2) Modify the macro definition for FOTA buffer size FOTA\_LENGTH in project\<board>\apps\<application>\inc\flash\_map.h.



Note: For more information about FOTA buffer, please refer to Airoha IoT Development Platform for RTOS Firmware Update Developer's Guide located under the SDK /doc folder.

#### 3.1.6.3. Adjusting the NVDM buffer size

The steps to adjust NVDM buffer size are shown below;

- 1) Modify size of the ARM Cortex-M4 firmware if necessary. Please see section 3.1.4.
- 2) Modify FOTA buffer size if necessary. Please see section 3.1.4.
- 3) Modify the macro definition for the NVDM buffer size NVDM\_LENGTH in the project\<board>\apps\<application>\inc\flash\_map.h. This macro represents the NVDM buffer size.

For more details, please refer to the NVDM module of HAL in the Airoha IoT Development Platform for RTOS API reference.

### 3.1.7. Memory layout adjustment with a scatter File

The scatter file is located under /project/<board>/apps/<project>/MDK-ARM/. Each application has its own scatter file and each scatter file can have different memory layout based on the specific application, see 3.2.7 for a difference between the linker script and the scatter file.

### 3.1.8. Adjusting the memory layout


By default, there is no need to modify the scatter file. To create a new memory layout, a new scatter files should be written. For more information about writing a scatter file, please refer to chapter 5 of the [RealView® Compilation Tools, Linker and Utilities Guide](#).

For more details about how to adjust the memory layout, see section 3.1.6.

## 3.2. Memory Layout and Configuration for MT7682

The MT7682 supports three types of physical memory, Serial Flash, System Random Access Memory (SYSRAM) and Tightly Coupled Memory (TCM). The memory layouts are designed based on the three types of memory.

The virtual memory on the MT7682 is provided for cacheable memory and is implemented based on the memory mapping mechanism of ARM Cortex-M4. The virtual address range from 0x14200000 to 0x14259C00 is mapped to the SYSRAM address range from 0x04200000 to 0x04259C00, as shown in Figure 3-5. The virtual memory region (0x14200000 ~ 0x14259C00) is used as cacheable memory. All read-write (RW) data is stored in this region by default.



**Figure 3-5 MT7682 virtual memory mapping**

The memory layout can be defined with the firmware update over the air (FOTA) and without FOTA. Each of the layouts has two views described above.

This section guides you through:



- Types of the memory layout
- Programming guide
- Memory Layout Adjustment with a
  - Linker Script
  - Scatter File
  - IAR Configuration File


### 3.2.1. Memory layout without FOTA

#### 3.2.1.1. Load view

MT7682 has 1MB internal serial flash memory. The load view on the flash memory with disabled FOTA for MT7682 is shown in Figure 3-6.

- Header 1. Always located at the very beginning of the flash memory and is reserved for bootloader security information. The size of the Header 1 is not configurable and is fixed to 4kB.
- Header 2. Reserved for RTOS binary security information. The size of the Header 2 is not configurable and is fixed to 4kB.
- Bootloader. The size of the bootloader is not configurable and is fixed to 64kB.
- ARM Cortex-M4 firmware. This section of the memory is reserved for the RTOS binary and N9 firmware.
- The end of the flash is a reserved buffer for NVDM buffer and Wi-Fi transmit power data buffer. The sizes of the NVDM and Wi-Fi transmit power data buffer are configurable.

The start address and the maximum size of each binary and reserved buffer are configurable, see section 3.2.4, “Memory layout adjustment with a linker script”, for more details.



**Figure 3-6 Load view of the MT7682 memory layout without FOTA**

For more information about FOTA, refer to Airoha IoT Development Platform for RTOS Firmware Update Developer's Guide located under SDK/doc folder.


For more information about NVDM, refer to Airoha IoT Development Platform for RTOS API reference guide.

### 3.2.1.2. Execution view

Execution view describes where the code and data are located at runtime, as shown in Figure 3-7 for MT7682. The execution view is based on the Serial Flash, SYSRAM and TCM, as described below:

- Serial Flash. The code and read-only (RO) data are located in the flash memory during runtime.
- SYSRAM.
  - SYSRAM code and RO data. The SYSRAM code and RO data are cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable read-write (RW) data and zero-initialized (ZI) data.
  - WIFI ROM RW/ZI data and code
- TCM. Some critical and high-performance code or data can be stored into the TCM. See section 3.2.3, "Programming guide" to learn how to put code or data to the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.

- Code and RO data.
- RW data and ZI data.
- The system stack.




**Figure 3-7. Execution view of the MT7682 memory layout without FOTA**

### 3.2.2. Memory layout with FOTA of full binary update

#### 3.2.2.1. Load view

The memory flash layout's load view with FOTA enabled is shown in Figure 3-8 for MT7682. A FOTA buffer is added for temporary storage of the binary that will be used to update the current ARM Cortex-M4 firmware. The start address and maximum size of each binary and the reserved space of certain memory layouts are configurable, see section 3.2.4, "Memory layout adjustment with a linker script", for more details. To enable FOTA, refer to the Airoha IoT Development Platform for RTOS Firmware Update Developer's Guide located under the SDK /doc folder.



**Figure 3-8. Load view of the MT7682 memory layout with full binary FOTA**

### 3.2.2.2. Execution view

The execution view (see Figure 3-9 for MT7682) at runtime is described below.

- Serial Flash. The code and RO data are located in the flash memory during runtime.
- SYSRAM.
  - SYSRAM code and RO data. The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - WIFI ROM RW/ZI data and code
- TCM. Some critical and high-performance code or data can be stored into the TCM. See section 3.2.3, “Programming guide” to learn how to put code or data to the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
  - Code and RO data.
  - RW data and ZI data.

- o The system stack.




Figure 3-9. Execution view of the MT7682 memory layout with full binary FOTA

### 3.2.3. Programming guide

This programming guide is based on the memory layout described in see section 3.2.1.2, “Execution view”. The following recommendations allow the developers to place the code successfully to the desired memory location during runtime.

- 1) Place the code or RO data to the Serial Flash at runtime.

By default, the code or RO data is placed in the flash, execute in place (XIP), no need to modify.

- 2) Place the code or RO data to the SYSRAM at runtime.

To run the code or access RO data in the SYSRAM with better performance, specify the attribute explicitly in your code, as shown in the example below.

```
//code
ATTR_TEXT_IN_SYSRAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_SYSRAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, during the function call the code will be placed in the Serial Flash instead of the SYSRAM.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

- 3) Place RW data or ZI data to non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with special purpose such as direct memory access (DMA) buffer, specify the attribute explicitly in your code, as shown in the example below.

```
//RW data
ATTR_RWDATA_IN_NONCACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_SYSRAM int b;
```

For comparison, if the attribute is not explicitly defined, the data will be placed in the cacheable memory instead of the non-cacheable memory.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 4) Place RW data or ZI data to cacheable memory at runtime.

By default, RW data/ZI data are placed in the cacheable memory, no need to modify.

- 5) Place code or RO data to the TCM at runtime.

To run the code or access RO data in the TCM with better performance, specify the attribute explicitly in your code, as shown in the example below.

```
//code
ATTR_TEXT_IN_TCM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_TCM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, during the function call the code will be placed in the Serial Flash instead of the TCM.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
```

```
const int b = 8;
```

- 6) Put RW data/ZI data to TCM at runtime.

To access RW data and ZI data in the TCM with better performance, you should specify the attribute explicitly in your code, as shown in the example below.

```
//rw-data
ATTR_RWDATA_IN_TCM int b = 8;
//zi-data
ATTR_ZIDATA_IN_TCM int b;
```

For comparison, if the attribute is not explicitly defined, the data will be placed in the SYSRAM instead of the TCM.

```
//RW data
int b = 8;
//ZI data
int b;
```

### 3.2.4. Memory layout adjustment with a linker script

The memory layout can be configured with different toolchains. When the code is built based on the GCC toolchain, the memory layout description file called a linker script is required. When the code is built based on ARMCC toolchain, the memory layout description file called a scatter file is used. When the code is built based on IAR toolchain, the memory layout description file called an IAR configuration file is used.

This section describes how to use the linker script provided by Airoha and how to configure the linker script when building code with the GCC toolchain. The scatter file will be introduced in section 3.2.7, “Memory layout adjustment with a scatter file”.

#### 3.2.4.1. Types of linker scripts

Two types of linker scripts are provided:

- Template linker script — every application linker script should be based on the template linker script.
- Application linker script — every application has its particular linker script. This linker script is passed to the linker during linking stage.

#### 3.2.4.2. Template linker script

Template linker scripts are based on the memory layout. If the memory layout is modified, the linker script should also be modified manually. It's recommended to use the layout and linker scripts provided by Airoha as a reference for your customizations.

The template linker scripts are located under `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/` folder.

The folder includes:

- `default`. This folder contains a template linker script to build a project without FOTA memory layout, see section 3.2.1, “Memory layout without FOTA”.
- `full_bin_fota`. This folder contains a template linker script to build a project with full binary FOTA memory layout, see section 3.2.2, “Memory layout with FOTA of full binary update”.
- `sysram`. This folder contains a template linker script to enable RAM debugging. To place all your code into SYSRAM, use this linker script as a reference.

### 3.2.4.3. Application linker script

The application linker script is located under `/project/<board>/apps/<project>/GCC/` folder. Each application has its own linker script and each linker script can have a different memory layout configuration based on the application requirements.

### 3.2.5. How to use the linker script

To create a new linker script file for your application:

- Clone a linker script from the template folder.
- Create a new linker script manually. The memory layout in this case should also be user-defined to match your linker script.

#### 3.2.5.1. Cloning the linker script

To clone a linker script from the template:

- 1) Specify the memory layout feature for your application development, such as without FOTA, full binary FOTA.
- 2) Copy the template linker script from template folder to your application project's folder, see section 3.2.4.1, "Types of linker scripts".
- 3) Memory layout without FOTA.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/default` to `/project/<board>/apps/<project>/GCC/`.

- 4) Memory layout with FOTA full binary update.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/full_bin_fota` to `/project/<board>/apps/<project>/GCC/`.

- 5) Memory layout with RAM debugging.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/sysram` to `/project/<board>/apps/<project>/GCC/`.

- 6) Modify the linker script according to the application requirements.

### 3.2.6. Rules to adjust the memory layout

The memory layout can be customized to fit the application requirements. However, the sections for header 1, header 2 and bootloader are not configurable. The rest of the memory layout can be adjusted as follows.

Common rules for different memory layout adjustment settings are described below.

- 1) The address and size must be block aligned. The default block size is 4kB and is defined in `driver/chip/<chip>/inc/flash_opt_gen.h` header file.
- 2) To configure the size or the address, make sure there is no overlap between two adjacent memory regions. The total size of all the regions should not exceed the physical flash size.

#### 3.2.6.1. Adjusting the layout for ARM Cortex-M4 firmware

To adjust the memory assigned to ARM Cortex-M4 firmware:



- 1) Modify the ROM\_RTOS length and starting address in the `mt7682_flash.ld` linker script under the GCC folder of the project.

```
MEMORY
{
    ...
    ROM_RTOS(rx)          : ORIGIN = 0x08012000, LENGTH = 884K
    ...
}
```

- 2) Modify the macro definitions for `RTOS_BASE` and `RTOS_LENGTH` in `project/<board>/apps/<application>/inc/memory_map.h` header file.
- 3) Rebuild the bootloader and the ARM Cortex-M4 firmware.

Execute the following command under the root folder of the SDK.

```
./build.sh project_board example_name BL
```

The `project_board` is the project folder of a specific hardware board and `example_name` is the name of the example. For example, to build the `hal_adc` of `mt7682_hdk`, the command is:

```
./build.sh mt7682_hdk hal_adc BL
```

- 4) Make sure the length of ROM region doesn't exceed the flash size of the system and for MT7682 the internal flash is 1MB.

### 3.2.6.2. Adjusting the memory layout with FOTA full binary update

- 1) Modify ARM Cortex-M4 firmware size, if needed see section 3.2.6.1, "Adjusting the layout for ARM Cortex-M4 firmware".
- 2) Modify the `ROM_FOTA_RESERVED` length and starting address in the `flash.ld` linker script under the GCC folder of a project.

```
MEMORY
{
    ...
    ROM_FOTA_RESERVED(rx) : ORIGIN = 0x08098000, LENGTH = 348K
    ...
}
```

- 3) Modify the macro definitions for `FOTA_RESERVED_BASE` and `FOTA_RESERVED_LENGTH` in `project/<board>/apps/<application>/inc/memory_map.h` header file.



Note, refer to the SDK Firmware Upgrade Developer's Guide located under SDK /doc folder for more details about how to adjust the FOTA buffer.

### 3.2.6.3. Adjusting the NVDM buffer

To adjust the NVDM buffer layout:

- 1) Modify the size of the ARM Cortex-M4 firmware, if needed see section 3.2.6.1, "Adjusting the layout for ARM Cortex-M4 firmware".

- 2) Modify FOTA buffer size, if needed see section 3.2.6.2, “Adjusting the memory layout with FOTA full binary update”.
- 3) Modify the ROM\_NVDM\_RESERVED length and starting address in the flash. If no FOTA or full binary FOTA feature is enabled

```
MEMORY
{
    ...
    ROM_NVDM_RESERVED(rx) : ORIGIN = 0x080EF000, LENGTH = 64K
    ...
}
```

- 4) Modify the macro definitions for ROM\_NVDM\_BASE, ROM\_NVDM\_LENGTH in project\<board>\apps\<application>\inc\memory\_map.h header file.



Note, to adjust the NVDM buffer, refer to the NVDM module of HAL in the Airoha IoT development platform for RTOS API reference.

### 3.2.7. Memory layout adjustment with a scatter file

#### 3.2.7.1. Types of scatter files

Two types of scatter files are provided:

- Template scatter file – every application scatter file should be based on the template scatter file.
- Application scatter file – every application has its particular scatter file. This scatter file will be passed to the linker during linking stage.

#### 3.2.7.2. Template scatter file

Template scatter files are based on the memory layout. If the memory layout is modified, the scatter file should also be modified manually. It's recommended to use the layout and scatter files provided by Airoha as a reference for your customizations.

The template scatter files are located under /driver/CMSIS/Device/MTK/<chip>/linkerscript/RVCT/ folder. The folder includes:

- default. This folder contains a template scatter file to build a project without FOTA memory layout, see section 3.2.1, “Memory layout without FOTA”.
- full\_bin\_fota. This folder contains a template scatter file to build a project with full binary FOTA memory layout, see section 3.2.2, “Memory layout with FOTA of full binary update”
- sysram. This folder contains a template scatter file to enable RAM debugging. To place all your code into SYSRAM, you can use this scatter file as a reference.

#### 3.2.7.3. Application scatter file

The application scatter file is located under /project/<board>/apps/<project>/MDK-ARM/ folder. Each application has its own scatter file and each scatter file can have a different memory layout configuration based on the application requirements.

### 3.2.8. How to use the scatter file

To create a new scatter file for your application:

- Clone a scatter file from the MDK-ARM folder of the template folder.
- Create a new scatter file manually. The memory layout in this case should also be user-defined to match your scatter file.

#### 3.2.8.1. Cloning the scatter file

To clone a scatter file from the template:

- 1) Specify the memory layout feature for your application development, such as without FOTA, full binary FOTA see section 3.2.1 and 3.2.2.
- 2) Copy the template scatter file from template folder to your application project's folder, see section 3.2.7.1, "Types of scatter files".
- 3) Memory layout without FOTA.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/default` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 4) Memory layout with FOTA full binary update.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/full_bin_fota` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 5) Memory layout with RAM debugging.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/ram` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 6) Modify the scatter file according to the application requirements.

### 3.2.9. How to configure the scatter file

The configuration is the same; see section 3.2.6, "Rules to adjust the memory layout".

### 3.2.10. Memory layout adjustment with an IAR configuration file

#### 3.2.10.1. Types of scatter files

Two types of scatter files are provided:

- Template scatter file – every application scatter file should be based on the template scatter file.
- Application scatter file – every application has its particular scatter file. This scatter file will be passed to the linker during linking stage.

#### 3.2.10.2. Template scatter file

Template scatter files are based on the memory layout. If the memory layout is modified, the scatter file should also be modified manually. It's recommended to use the layout and scatter files provided by Airoha as a reference for your customizations.

The template scatter files are located under `/driver/CMSIS/Device/MTK/<chip>/linkerscript/IAR/` folder. The folder includes:

- `default`. This folder contains a template scatter file to build a project without FOTA memory layout, see section 3.2.1, “Memory layout without FOTA”.
- `full_bin_fota`. This folder contains a template scatter file to build a project with full binary FOTA memory layout, see section 3.2.2, “Memory layout with FOTA of full binary update”
- `sysram`. This folder contains a template scatter file to enable RAM debugging. To place all your code into SYSRAM, you can use this scatter file as a reference.

### 3.2.10.3. Application scatter file

The application scatter file is located under `/project/<board>/apps/<project>/EWARM/` folder. Each application has its own scatter file and each scatter file can have a different memory layout configuration based on the application requirements.

### 3.2.11. How to use the scatter file

To create a new scatter file for your application:

- Clone a scatter file from the EWARM folder of the template folder.
- Create a new scatter file manually. The memory layout in this case should also be user-defined to match your scatter file.

#### 3.2.11.1. Cloning the scatter file

To clone a scatter file from the template:

- 1) Specify the memory layout feature for your application development, such as without FOTA, full binary FOTA see section 3.2.1 and 3.2.2.
- 2) Copy the template scatter file from template folder to your application project’s folder, see section 3.2.7.1, “Types of scatter files”.
- 3) Memory layout without FOTA.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/iar/default` to `/project/<board>/apps/<project>/EWARM/`.

- 4) Memory layout with FOTA full binary update.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/iar/full_bin_fota` to `/project/<board>/apps/<project>/EWARM/`.

- 5) Memory layout with RAM debugging.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/iar/ram` to `/project/<board>/apps/<project>/EWARM/`.

- 6) Modify the scatter file according to the application requirements.


### 3.2.12. How to configure the scatter file

The configuration is the same; see section 3.2.6, “Rules to adjust the memory layout”.


### 3.3. Memory Layout and Configuration for MT7686

MT7686 supports four types of physical memory, Serial Flash, Pseudo Static Random Access Memory (PSRAM), System Random Access Memory (SYSRAM) and Tightly Coupled Memory (TCM). The memory layouts are designed based on the four types of memory.

The virtual memory on the MT7686 is provided for cacheable memory and is implemented based on the memory mapping mechanism of ARM Cortex-M4. There are two virtual address ranges, the first memory address range from 0x100000000 to 0x140000000 is mapped to the SYSRAM address range from 0x000000000 to 0x040000000, as shown in Figure 3-10. The second memory address range from 0x142000000 to 0x14259C00 is mapped to the SYSRAM address range from 0x042000000 to 0x04259C00, as shown in Figure 3-11. The first virtual memory region (0x100000000 to 0x140000000) and the second virtual memory region (0x142000000 to 0x14259C00) are used as cacheable memory. RW data is stored in the first virtual memory region, by default.



*Figure 3-10. MT7686 virtual memory 1 mapping*



**Figure 3-11. MT7686 virtual memory 2 mapping**

The memory layout can be defined with FOTA and without FOTA. Each of the layouts has two views described above.

This section guides you through:

- Types of the memory layout
- Programming guide
- Memory Layout Adjustment with a
  - Linker Script
  - Scatter File
  - IAR Configuration File

### 3.3.1. Memory layout without FOTA


#### 3.3.1.1. Load view

MT7686 has 1MB internal serial flash memory. The load view on the flash memory with disabled FOTA for MT7686 is shown in Figure 3-12.

- Header 1. Always located at the very beginning of the flash memory and it's reserved for bootloader security information. The size of the Header 1 is not configurable and is fixed to 4kB.
- Header 2. Reserved for RTOS binary security information. The size of the Header 2 is not configurable and is fixed to 4kB.

- Bootloader. The size of the bootloader is not configurable and is fixed to 64kB size.
- ARM Cortex-M4 firmware. This section of the memory is reserved for the RTOS binary and N9 firmware.
- The end of the flash is a reserved buffer for NVDM buffer and WIFI TX Power data buffer. The sizes of the NVDM Wi-Fi transmit power data buffer are configurable.

The start address and the maximum size of each binary and reserved buffer are configurable, see section 3.3.4, “Memory layout adjustment with a linker script”, for more details.



**Figure 3-12. Load view of the MT7686 memory layout without FOTA**

For more information about FOTA, refer to Airoha IoT Development Platform for RTOS Firmware Update Developer's Guide located under SDK/doc folder.


For more information about NVDM, refer to Airoha IoT Development Platform for RTOS API reference guide.

### 3.3.1.2. Execution view

Execution view describes where the code and data are located during the program runtime, as shown in Figure 3-13 for MT7686. The execution view is based on the Serial Flash, PSRAM, SYSRAM and TCM, as described below:

- Serial Flash. The code and read-only (RO) data are located in the flash memory during runtime.
- PSRAM.
  - PSRAM code and RO data. The PSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.

- SYSRAM.
  - SYSRAM code and RO data. The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - WIFI ROM RW/ZI data and code
- TCM. Some critical and high-performance code or data can be stored into the TCM. See section 3.3.3, “Programming guide” to learn how to put code or data to the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
  - Code and RO data.
  - RW data and ZI data.
  - The system stack.




**Figure 3-13. Execution view of the MT7686 memory layout without FOTA**

### 3.3.2. Memory layout with FOTA of full binary update

#### 3.3.2.1. Load view

The memory flash layout’s load view with enabled FOTA is shown in Figure 3-14 for MT7686. A FOTA buffer is added for temporary storage of the binary that will be used to update the current ARM Cortex-M4 firmware. The start address and maximum size of each binary and the reserved space of certain memory layouts are configurable, see section 3.3.4, “Memory layout adjustment with a linker script”, for more details. To enable FOTA, refer to the Airoha IoT Development Platform for RTOS Firmware Update Developer’s Guide located under the SDK /doc folder.





**Figure 3-14. Load view of the MT7686 memory layout with full binary FOTA**

### 3.3.2.2. Execution view

The execution view (see Figure 3-15 for MT7686) at runtime is described below.

- Serial Flash. The code and read-only (RO) data are located in the flash memory during runtime.
- PSRAM.
  - PSRAM code and RO data. The PSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - WIFI ROM RW/ZI data and code
- SYSRAM.
  - SYSRAM code and RO data. The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
- TCM. Some critical and high-performance code or data can be stored into the TCM. See section 3.3.3, “Programming guide” to learn how to put code or data to the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.

- Code and RO data.
- RW data and ZI data.
- The system stack.




Figure 3-15. Execution view of the MT7682 memory layout with full binary FOTA

### 3.3.3. Programming guide

This programming guide is based on the memory layout described in section 3.3.1.2, “Execution view”. The following recommendations allow the developers to place the code successfully to the desired memory location during runtime.

- 1) Place the code or RO data to the Serial Flash at runtime.

By default, the code or RO data is placed in the flash, execute in place (XIP), no need to modify.

- 2) Place the code or RO data to the PSRAM at runtime.

To run the code or access RO data in the PSRAM with better performance, specify the attribute explicitly in your code, as shown in the example below.

```
//code
ATTR_TEXT_IN_RAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_RAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, during the function call the code will be placed in the Serial Flash instead of the PSRAM.

```
//code
int func(int par)
{
```

```
int s;
s = par;
//....
}
//RO data
const int b = 8;
```

- 3) Place RW data or ZI data to PSRAM non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with special purpose such as direct memory access (DMA) buffer, specify the attribute explicitly in your code, as shown in the example below.

```
//RW data
ATTR_RWDATA_IN_NONCACHED_RAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_RAM int b;
```

For comparison, if the attribute is not explicitly defined, the data will be placed in the PSRAM cacheable memory instead of the non-cacheable memory.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 4) Place RW data or ZI data to PSRAM cacheable memory at runtime.

By default, RW data/ZI data are placed in the cacheable memory, no need to modify.

- 5) Place the code or RO data to the SYSRAM at runtime.

To run the code or access RO data in the SYSRAM with better performance, specify the attribute explicitly in your code, as shown in the example below.

```
//code
ATTR_TEXT_IN_SYSRAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_SYSRAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, during the function call the code will be placed in the Serial Flash instead of the SYSRAM.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

- 6) Place RW data or ZI data to SYSRAM cacheable memory at runtime.

To access RW data and ZI data in the SYSRAM cacheable memory, specify the attribute explicitly in your code, as shown in the example below.

```
//RW data
ATTR_RWDATA_IN_CACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_CACHED_SYSRAM int b;
```

For comparison, if the attribute is not explicitly defined, the data will be placed in the PSRAM cacheable memory instead of the non-cacheable memory, because RW and ZI are default in PSRAM cacheable memory.

```
//RW data
int b = 8;

//ZI data
int b;
```

### 7) Place RW data or ZI data to SYSRAM non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with special purpose such as direct memory access (DMA) buffer, specify the attribute explicitly in your code, as shown in the example below.

```
//RW data
ATTR_RWDATA_IN_NONCACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_SYSRAM int b;
```

For comparison, if the attribute is not explicitly defined, the data will be placed in the PSRAM cacheable memory instead of the non-cacheable memory, because RW and ZI are default in PSRAM cacheable memory.

```
//RW data
int b = 8;

//ZI data
int b;
```

### 8) Place code or RO data to the TCM at runtime.

To run the code or access RO data in the TCM with better performance, specify the attribute explicitly in your code, as shown in the example below.

```
//code
ATTR_TEXT_IN_TCM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_TCM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, during the function call the code will be placed in the Serial Flash instead of the TCM.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
```

```
}
//RO data
const int b = 8;
```

9) Put RW data/ZI data to TCM at runtime.

To access RW data and ZI data in the TCM with better performance, you should specify the attribute explicitly in your code, as shown in the example below.

```
//rw-data
ATTR_RWDATA_IN_TCM int b = 8;
//zi-data
ATTR_ZIDATA_IN_TCM int b;
```

For comparison, if the attribute is not explicitly defined, the data will be placed in the PSRAM instead of the TCM.

```
//RW data
int b = 8;
//ZI data
int b;
```

### 3.3.4. Memory layout adjustment with a linker script

The memory layout can be configured with different toolchains. When the code is built based on the GCC toolchain, the memory layout description file called a linker script is required. When the code is built based on ARMCC toolchain, the memory layout description file called a scatter file is used.

This section describes how to use the linker script provided by Airoha and how to configure the linker script when building code with the GCC toolchain. The scatter file is introduced in section 3.3.7, “Memory layout adjustment with a scatter file”.

#### 3.3.4.1. Types of linker scripts

Two types of linker scripts are provided:

- Template linker script – every application linker script should be based on the template linker script.
- Application linker script – every application has its particular linker script. This linker script is passed to the linker during linking stage.

#### 3.3.4.2. Template linker script

Template linker scripts are based on the memory layout see section 3.3.1 and 3.3.2. If the memory layout is modified, the linker script should also be modified manually. It's recommended to use the layout and linker scripts provided by Airoha as a reference for your customizations.

The template linker scripts are located under `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/` folder.

The folder includes:

- `default`. This folder contains a template linker script to build a project without FOTA memory layout, see section 3.3.1, “Memory layout without FOTA”.
- `full_bin_fota`. This folder contains a template linker script to build a project with full binary FOTA memory layout, see section 3.3.2, “Memory layout with FOTA of full binary update”

- `sysram`. This folder contains a template linker script to enable RAM debugging. To place all your code into SYSRAM, use this linker script as a reference.

### 3.3.4.3. Application linker script

The application linker script is located under `/project/<board>/apps/<project>/GCC/` folder. Each application has its own linker script and each linker script can have a different memory layout configuration based on the application requirements.

### 3.3.5. How to use the linker script

To create a new linker script file for your application:

- Clone a linker script from the template folder.
- Create a new linker script manually. The memory layout in this case should also be user-defined to match your linker script.

#### 3.3.5.1. Cloning the linker script

To clone a linker script from the template:

- 1) Specify the memory layout feature for your application development, such as without FOTA, full binary FOTA see section 3.3.1 and 3.3.2.
- 2) Copy the template linker script from template folder to your application project's folder see section 3.3.4.1, "Types of linker scripts".
- 3) Memory layout without FOTA.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/default` to `/project/<board>/apps/<project>/GCC/`.

- 4) Memory layout with FOTA full binary update.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/full_bin_fota` to `/project/<board>/apps/<project>/GCC/`.

- 5) Memory layout with RAM debugging.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/GCC/sysram` to `/project/<board>/apps/<project>/GCC/`.

- 6) Modify the linker script according to the application requirements.

### 3.3.6. Rules to adjust the memory layout

The memory layout can be customized to fit the application requirements. However, the sections for header 1, header 2 and bootloader are not configurable. The rest of the memory layout can be adjusted.

Common rules for different memory layout adjustment settings are described below.

- 1) The address and size must be block aligned. The default block size is 4kB and is defined in `driver/chip/<chip>/inc/flash_opt_gen.h` header file.
- 2) To configure the size or the address, make sure there is no overlap between two adjacent memory regions. The total size of all the regions should not exceed the physical flash size.

### 3.3.6.1. Adjusting the layout for ARM Cortex-M4 firmware

To adjust the memory assigned to ARM Cortex-M4 firmware:

- 1) Modify the ROM\_RTOS length and starting address in the `mt7686_flash.ld` linker script under the GCC folder of the project.

```
MEMORY
{
    ...
    ROM_RTOS(rx)          : ORIGIN = 0x08012000, LENGTH = 2344K
    ...
}
```

- 2) Modify the macro definitions for `RTOS_BASE` and `RTOS_LENGTH` in `project/<board>/apps/<application>/inc/memory_map.h` header file.
- 3) Rebuild the bootloader and the ARM Cortex-M4 firmware.

Execute the following command under the root folder of the SDK.

```
./build.sh project_board example_name BL
```

The `project_board` is the project folder of a specific hardware board and `example_name` is the name of the example. For example, to build the `hal_adc` of `mt7686_hdk`, the command will be:

```
./build.sh mt7686_hdk hal_adc BL
```

- 4) Make sure the length of ROM region doesn't exceed the flash size of the system and for MT7686 the internal flash is 4MB.

### 3.3.6.2. Adjusting the memory layout with FOTA full binary update

- 3) Modify ARM Cortex-M4 firmware size if needed see section 3.3.6.1, "Adjusting the layout for ARM Cortex-M4 firmware".
- 4) Modify the `ROM_FOTA_RESERVED` length and starting address in the `flash.ld` linker script under the GCC folder of a project.

```
MEMORY
{
    ...
    ROM_FOTA_RESERVED(rx) : ORIGIN = 0x0825C000, LENGTH = 1612K
    ...
}
```

- 5) Modify the macro definitions for `FOTA_RESERVED_BASE` and `FOTA_RESERVED_LENGTH` in `project/<board>/apps/<application>/inc/memory_map.h` header file.



Note, refer to the SDK Firmware Upgrade Developer's Guide located under SDK /doc folder, for more details about how to adjust the FOTA buffer.

### 3.3.6.3. Adjusting the NVDM buffer

To adjust the NVDM buffer layout:

- 1) Modify size of the ARM Cortex-M4 firmware if needed see section 3.3.6.1, "Adjusting the layout for ARM Cortex-M4 firmware".

- 2) Modify FOTA buffer size if needed see section 3.3.6.2, “Adjusting the memory layout with FOTA full binary update”.
- 3) Modify the ROM\_NVDM\_RESERVED length and starting address in the flash.ld, if no FOTA or full binary FOTA feature is enabled.

```
MEMORY
{
    ...
    ROM_NVDM_RESERVED(rx) : ORIGIN = 0x080EF000, LENGTH = 64K
    ...
}
```

- 4) Modify the macro definitions for ROM\_NVDM\_BASE, ROM\_NVDM\_LENGTH in project\<board>\apps\<application>\inc\memory\_map.h header file.



Note, to adjust the NVDM buffer, refer to the NVDM module of HAL in the Airoha IoT development platform for RTOS API reference.

### 3.3.7. Memory layout adjustment with a scatter file

#### 3.3.7.1. Types of scatter files

Two types of scatter files are provided:

- Template scatter file – every application scatter file should be based on the template scatter file.
- Application scatter file – every application has its particular scatter file. This scatter file will be passed to the linker during linking stage.

#### 3.3.7.2. Template scatter file

Template scatter files are based on the memory layout. If the memory layout is modified, the scatter file should also be modified manually. It's recommended to use the layout and scatter files provided by Airoha as a reference for your customizations.

The template scatter files are located under /driver/CMSIS/Device/MTK/<chip>/linkerscript/RVCT/ folder. The folder includes:

- default. This folder contains a template scatter file to build a project without FOTA memory layout, see section 3.3.1, “Memory layout without FOTA”.
- full\_bin\_fota. This folder contains a template scatter file to build a project with full binary FOTA memory layout, see section 3.3.2, “Memory layout with FOTA of full binary update”
- sysram. This folder contains a template scatter file to enable RAM debugging. To place all your code into SYSRAM, you can use this scatter file as a reference.

#### 3.3.7.3. Application scatter file

The application scatter file is located under /project/<board>/apps/<project>/MDK-ARM/ folder. Each application has its own scatter file and each scatter file can have a different memory layout configuration based on the application requirements.



### 3.3.8. How to use the scatter file

To create a new scatter file for your application:

- Clone a scatter file from the MDK-ARM folder of the template folder.
- Create a new scatter file manually. The memory layout in this case should also be user-defined to match your scatter file.

#### 3.3.8.1. Cloning the scatter file

To clone a scatter file from the template:

- 1) Specify the memory layout feature for your application development, such as without FOTA, full binary FOTA see section 3.3.1 and 3.3.2.
- 2) Copy the template scatter file from template folder to your application project's folder see section 3.3.7.1, "Types of scatter files".
- 3) Memory layout without FOTA.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/default` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 4) Memory layout with FOTA full binary update.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/full_bin_fota` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 5) Memory layout with RAM debugging.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/rvct/ram` to `/project/<board>/apps/<project>/MDK-ARM/`.

- 6) Modify the scatter file according to the application requirements.

### 3.3.9. How to configure the scatter file

The configuration is the same; see section 3.3.6, "Rules to adjust the memory layout".

### 3.3.10. Memory layout adjustment with an IAR configuration file

#### 3.3.10.1. Types of scatter files

Two types of scatter files are provided:

- Template scatter file – every application scatter file should be based on the template scatter file.
- Application scatter file – every application has its particular scatter file. This scatter file will be passed to the linker during linking stage.

#### 3.3.10.2. Template scatter file

Template scatter files are based on the memory layout, see section 3.3.1 and 3.3.2. If the memory layout is modified, the scatter file should also be modified manually. It's recommended to use the layout and scatter files provided by Airoha as a reference for your customizations.

The template scatter files are located under `/driver/CMSIS/Device/MTK/<chip>/linkerscript/IAR/` folder. The folder includes:

- `default`. This folder contains a template scatter file to build a project without FOTA memory layout, see section 3.3.1, “Memory layout without FOTA”.
- `full_bin_fota`. This folder contains a template scatter file to build a project with full binary FOTA memory layout, see section 3.3.2, “Memory layout with FOTA of full binary update”
- `sysram`. This folder contains a template scatter file to enable RAM debugging. To place all your code into SYSRAM, you can use this scatter file as a reference.

### 3.3.10.3. Application scatter file

The application scatter file is located under `/project/<board>/apps/<project>/EWARM/` folder. Each application has its own scatter file and each scatter file can have a different memory layout configuration based on the application requirements.

### 3.3.11. How to use the scatter file

To create a new scatter file for your application:

- Clone a scatter file from the EWARM folder of the template folder.
- Create a new scatter file manually. The memory layout in this case should also be user-defined to match your scatter file.

#### 3.3.11.1. Cloning the scatter file

To clone a scatter file from the template:

- 1) Specify the memory layout feature for your application development, such as without FOTA, full binary FOTA.
- 2) Copy the template scatter file from template folder to your application project's folder see section 3.3.7.1, “Types of scatter files”.
- 3) Memory layout without FOTA.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/iar/default` to `/project/<board>/apps/<project>/EWARM/`.

- 4) Memory layout with FOTA full binary update.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/iar/full_bin_fota` to `/project/<board>/apps/<project>/EWARM/`.

- 5) Memory layout with RAM debugging.

Copy `/driver/CMSIS/Device/MTK/<chip>/linkerscript/iar/ram` to `/project/<board>/apps/<project>/EWARM/`.

- 6) Modify the scatter file according to the application requirements.

### 3.3.12. How to configure the scatter file

The configuration is the same; see section 3.3.6, “Rules to adjust the memory layout”.

### 3.4. Memory Layout and Configuration for MT5932

The MT5932 default supports two types of physical memory, System Random Access Memory (SYSRAM) and Tightly Coupled Memory (TCM). The memory layouts are designed based on the two types of memory. The MT5932 has no SIP flash, so external flash may be a choice for users.


This section guides you through the types of the memory layout

#### 3.4.1. Memory layout without External Flash

##### 3.4.1.1. Load View

MT5932 has 384KB SYSRAM, and 96KB TCM. MT5932 without external flash does not support FOTA. The load view for MT5932 is shown in Figure 3-16.

- ARM Cortex-M4 firmware code. Reserved for the RTOS code only
- Data. The RW data
- Block started by symbol (BSS). The BSS does not occupy the size of SYSRAM on load view, but the start address of executive view is at the end of data section.
- TCM. TCM code and data.
- Boson. Wi-Fi boson data, includes boson data/code, slim codes and more.
- N9\_fw. N9 firmware section to be loaded into N9.
- BootROM temporary buffer, 6KB temp buffer for SDIO Xboot.




**Figure 3-16 MT5932 load view memory layout without external flash**

### 3.4.1.2. Execution view

The execution view (see Figure 3-17 for MT5932) at runtime is described below.

- SYSRAM.
  - ARM Cortex-M4 firmware code. Reserved for the RTOS code only
  - Data. The RW data
  - Block started by symbol (BSS). The BSS data
  - Boson data. The boson code and data for Wi-Fi.
- TCM. Some critical and high-performance code or data can be stored into the TCM. See section 3.3.3, “Programming guide” to learn how to put code or data to the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
  - Code and RO data.
  - RW data and ZI data.
  - The system stack.
- N9 FW. N9 firmware execution view is in the N9 core memory.
  - N9 firmware code. Instruction local memory (ILM) code
  - N9 firmware data. Data local memory (DLM) data



**Figure 3-17 MT5932 execution view memory layout without external flash**

### 3.4.2. Memory layout with External Flash

MT5932 with external flash is the same as MT7682. The only difference about memory layout is that the flash size is different. Default external flash size of MT5932 is 4MB instead of 1MB compared with MT7682 see section 3.2, “Memory Layout and Configuration for MT7682”.

### **3.5. Memory Layout and Configuration for AW7698**

AW7698 features the same memory layout and configuration as MT7686. Please refer to section 3.3 Memory Layout and Configuration for MT7686 for more information.

## 4. Memory Layout and Configuration for BT-Audio

### 4.1. Memory Layout and Configuration for AB155x

AB155x supports four types of physical memory: Serial Flash; Pseudo Static Random Access Memory (PSRAM, which is only supported on AB1558. No further mention of this difference is made from this point on); System Random Access Memory (SYSRAM); and Tightly Coupled Memory (TCM). The memory layouts are designed based on these four types of memory.

The virtual memory on AB155x is provided for cacheable memory. There are two virtual address ranges. The first memory address range, from 0x100000000 to 0x140000000, is mapped to the PSRAM address range between 0x00000000 and 0x04000000, as shown in Figure 4-1. The second memory address range, between 0x14240000 and 0x14240000, is mapped to the SYSRAM address range from 0x04200000 to 0x04240000, as shown in Figure 4-2. The first virtual memory region (0x10000000 to 0x14000000) and the second virtual memory region (0x14200000 to 0x14240000) are used as cacheable memory. For AB1558, RW data is stored in the first virtual memory region by default; RW and ZI data is stored in the second virtual memory region for AB1556/AB1555.




Figure 4-1. AB155x virtual memory 1 mapping




Figure 4-2. AB155x virtual memory 2 mapping

The memory layout can be defined with or without FOTA. Each of the layouts has two views as described above.

This section guides you through:

- Types of the memory layout
- Programming guide
- Memory Layout Adjustment with a
  - Linker Script
  - Scatter File
  - IAR Configuration File

#### 4.1.1. Memory layout without FOTA


##### 4.1.1.1. Load view

AB1558/AB1556 has 4MB internal serial flash memory. The flash size of AB1555 varies according to the flash type used by the customer. The load view on the flash memory with disabled FOTA for AB155x is shown in Figure 3-12.

- Partition table – Always located at the start of the flash memory and used to record the location and size of all binaries on the serial flash. The size of the partition table is fixed to 4kB and is not configurable.
- Security header – Reserved for RTOS binary security information. The size of the security header is fixed to 4kB and is not configurable.
- Bootloader – The size of the bootloader is fixed to 64kB and is not configurable.

- N9 patch – This section of the memory is reserved for the N9 patch binary.
- ARM Cortex-M4 firmware – This section of the memory is reserved for the RTOS binary.
- DSP0 binary – This section of the memory is reserved for the DSP0 binary.
- DSP1 binary – This section of the memory is reserved for the DSP1 binary.
- The end of the flash is a reserved buffer for the NVDM buffer. The size of the NVDM buffer is configurable.

The start address and the maximum size of each binary and reserved buffer are configurable. Please refer to Section 4.1.4 Rules to adjust the memory layout for more information.



**Figure 4-3. Load view of the AB155x memory layout without FOTA**

For more information about FOTA, please refer to “Airoha IOT SDK Firmware Update Developer's Guide” located in the SDK/doc folder.

For more information about NVDM, please refer to “Airoha IOT SDK API reference guide”.


#### **4.1.1.2. Execution view**

The execution view is where the code and data are located during the program runtime, as shown in Figure 4-4. The execution view for AB155x is based on the Serial Flash, PSRAM, SYSRAM, and TCM, as described below:

- Serial Flash – The code and read-only (RO) data are in the flash memory during runtime.
- PSRAM.
  - PSRAM code and RO data – The PSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.



- **SYSRAM.**
  - SYSRAM code and RO data. The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - System Private Memory.
- **TCM** – Some critical and high-performance code or data can be stored in the TCM. Please refer to Section 3.3.3. “Programming guide” for information about putting code or data into the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
  - Code and RO data.
  - RW data and ZI data.
  - The system stack.




*Figure 4-4. Execution view of the AB155x memory layout without FOTA*

## 4.1.2. Memory layout with FOTA of full binary update

### 4.1.2.1. Load view

The AB155x memory flash layout’s load view with enabled FOTA is shown in Figure 4-5. A FOTA buffer is added for temporary storage of the binary that is used to update the current ARM Cortex-M4 firmware. The start address and maximum size of each binary, and the reserved space of specific memory layouts are configurable. Please refer to Section 4.1.4 Rules to adjust the memory layout for more information.

To enable FOTA, please refer to the “Airoha IOT SDK Firmware Update Developer's Guide” located in the SDK/doc folder.




*Figure 4-5. Load view of the AB155x memory layout with full binary FOTA*

#### 4.1.2.2. Execution view

The execution view (see Figure 4-6. Execution view of the AB155x memory layout with full binary FOTA for AB155x at runtime is described below.

- Serial Flash – The code and read-only (RO) data are located in the flash memory during runtime.
- PSRAM.
  - PSRAM code and RO data – The PSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
- SYSRAM.
  - SYSRAM code and RO data – The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - System Private Memory.
- TCM – Some critical and high-performance code or data can be stored in the TCM. Please refer to Section 3.3.3. “Programming guide” for information about putting code or data into the TCM.

- Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
- Code and RO data.
- RW data and ZI data.
- The system stack.



**Figure 4-6. Execution view of the AB155x memory layout with full binary FOTA**

### 4.1.3. Programming guide

This programming guide is based on the memory layout described in Section 4.1.1.2. “Execution view”. The following recommendations allow the developers to successfully put the code in the desired memory location during runtime.

- 1) Put the code or RO data into the Serial Flash at runtime.

By default, the code or RO data is put into the flash and executed in place (XIP) without needing to be modified.

- 2) Put the code or RO data into the PSRAM at runtime.

To run the code or access RO data in the PSRAM with better performance, specify the attribute explicitly in your code, as shown in the following example.

```
//code
ATTR_TEXT_IN_RAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_RAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the PSRAM during the function call.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

- 3) Put RW data or ZI data into PSRAM non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with a specific purpose such as direct memory access (DMA) buffer, specify the attribute explicitly in your code, as shown in the following example.

```
//RW data
ATTR_RWDATA_IN_NONCACHED_RAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_RAM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM cacheable memory instead of the non-cacheable memory.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 4) Put RW data or ZI data into PSRAM cacheable memory at runtime.

By default, RW data/ZI data are put into the cacheable memory. It is not necessary to make changes to the code.

- 5) Put the code or RO data into the SYSRAM at runtime.

To run the code or access RO data in the SYSRAM with better performance, specify the attribute explicitly in your code, as shown in the following example.

```
//code
ATTR_TEXT_IN_SYSRAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_SYSRAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the SYSRAM during the function call.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
```

```
const int b = 8;
```

- 6) Put RW data or ZI data into SYSRAM cacheable memory at runtime.

To access RW data and ZI data in the SYSRAM cacheable memory, specify the attribute explicitly in your code, as shown in the following example.

```
//RW data
ATTR_RWDATA_IN_CACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_CACHED_SYSRAM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM cacheable memory instead of the non-cacheable memory because RW and ZI are put into PSRAM cacheable memory by default.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 7) Put RW data or ZI data into SYSRAM non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with a specific purpose (such as direct memory access (DMA) buffer), you must specify the attribute explicitly in your code, as shown in the following example.

```
//RW data
ATTR_RWDATA_IN_NONCACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_SYSRAM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM cacheable memory instead of the non-cacheable memory because RW and ZI are put into PSRAM cacheable memory by default.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 8) Put the code or RO data into the TCM at runtime.

To run the code or access RO data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
//code
ATTR_TEXT_IN_TCM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_TCM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the TCM during the function call.

```
//code
int func(int par)
```

```
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

- 9) Put RW data/ZI data into TCM at runtime.

To access RW data and ZI data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
//rw-data
ATTR_RWDATA_IN_TCM int b = 8;
//zi-data
ATTR_ZIDATA_IN_TCM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM instead of the TCM.

```
//RW data
int b = 8;
//ZI data
int b;
```

#### 4.1.4. Rules to adjust the memory layout

The memory layout can be customized to fit the application requirements. However, the sections for the partition table, security header, and bootloader are not configurable. You can make changes to the other parts of the memory layout.

Common rules for different memory layout adjustment settings are described below.

- 1) The address and size must be 4kB aligned.
- 2) To configure the size or the address, make sure there is no overlap between the two adjacent memory regions. The total size of all the regions must not exceed the physical flash size.

##### 4.1.4.1. Adjusting the layout for ARM Cortex-M4 firmware

To adjust the memory assigned to ARM Cortex-M4 firmware:

- 1) Make any necessary changes to the ROM\_RTOS length and the starting address in the `/mcu/project/<board>/apps/<project>/GCC/AB155x_flash.ld` linker script under the GCC folder of the project.

```
MEMORY
{
    ...
    ROM_RTOS(rx)          : ORIGIN = 0x08032000, LENGTH = 1000K
    ...
}
```

- 2) Rebuild the bootloader and the ARM Cortex-M4 firmware, and then execute the following command under the root folder of the SDK:

```
./build.sh project_board example_name BL
```

The `project_board` is the project folder of a specific hardware board and `example_name` is the name of the example. For example, to build the `hal_adc` of `ab1552_evk`, the command is:

```
./build.sh ab1552_evk hal_adc BL
```

- 3) Make sure the length of the ROM region is not bigger than the flash size of the system. The internal flash is 4MB for AB1558/AB1556.

#### 4.1.4.2. Adjusting the memory layout with FOTA full binary update

- 1) Make any necessary changes to the ARM Cortex-M4 firmware size. Please refer to Section 4.1.4.1. "Adjusting the layout for ARM Cortex-M4 firmware" for more information.
- 2) Make any necessary changes to the `ROM_FOTA_RESERVED` length and starting address in the `AB155x_flash.ld` linker script under the GCC folder of a project.

```
MEMORY
{
    ...
    ROM_FOTA_RESERVED(rx) : ORIGIN = 0x0822B000, LENGTH = 1812K
    ...
}
```



Note: Please refer to the "SDK Firmware Upgrade Developer's Guide" in the SDK /doc folder for more information about making changes to the FOTA buffer.

#### 4.1.4.3. Adjusting the NVDM buffer

To adjust the NVDM buffer layout:

- 1) Make any necessary changes to the size of the ARM Cortex-M4 firmware. Please refer to Section 4.1.4.1. "Adjusting the layout for ARM Cortex-M4 firmware" for more information.
- 2) Make any necessary changes to the FOTA buffer size. Please refer to Section 4.1.4.2. "Adjusting the memory layout with FOTA full binary update" for more information.
- 3) Make any necessary changes to the `ROM_NVDM_RESERVED` length and starting address in the `AB155x_flash.ld` if no FOTA or full binary FOTA feature is enabled.

```
MEMORY
{
    ...
    ROM_NVDM_RESERVED(rx) : ORIGIN = 0x083F0000, LENGTH = 64K
    ...
}
```




Note: If you are making changes to the NVDM buffer, please refer to the NVDM module in the Airoha IOT SDK API reference.

## 4.2. Memory Layout and Configuration for AB1565/AB1568

AB1565/AB1568 supports three types of physical memory: Serial Flash; System Random Access Memory (SYSRAM); and Tightly Coupled Memory (TCM). The memory layouts are designed based on these three types of memory.

The virtual memory on AB1565/AB1568 is provided for cacheable memory. There are one virtual address ranges. The memory address range, between 0x04200000 and 0x14280000, is mapped to the SYSRAM address range from 0x04200000 to 0x04280000, as shown in Figure 4-7. AB1565/AB1568 virtual memory mapping. The virtual memory region (0x14200000 to 0x14280000) are used as cacheable memory. Common RW and ZI data are stored in the virtual memory region for AB1565/AB1568.



**Figure 4-7. AB1565/AB1568 virtual memory mapping**

The memory layout has views as described above.

This section guides you through:

- Types of the memory layout
- Programming guide
- Memory Layout Adjustment with a
  - Linker Script

#### **4.2.1. 4MB Memory layout with FOTA of full binary update**

AB1565 or AB1565A has a 4MB internal serial flash memory. This section will introduce the memory layout based on the 4MB flash.


##### **4.2.1.1. Load view**

The AB1565/AB1565A memory flash layout's load view with enabled FOTA is shown in Figure 4-8. Load view of the AB1565/AB1565A memory layout with full binary FOTA. A FOTA buffer is added for temporary storage of the binary that is used to update the current ARM Cortex-M4 firmware, DSP firmware. The start address and maximum



size of each binary, and the reserved space of specific memory layouts are configurable. Please refer to Rules to adjust the memory layout for more information.

To enable FOTA, please refer to the “Airoha\_IoT\_SDK\_Firmware\_Update\_Developers\_Guide” located in the SDK/doc folder.



**Figure 4-8. Load view of the AB1565/AB1565A memory layout with full binary FOTA**

### 4.2.1.2. Execution view

The execution view (see Figure 4-9. Execution view of the AB1565/AB1565A memory layout with full binary FOTA) for AB1565/AB1565A at runtime is described below.

- Serial Flash – The code and read-only (RO) data are located in the flash memory during runtime.
- SYSRAM.
  - SYSRAM code and RO data – The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - Share RW data and ZI data.
  - System Private Memory.
  - Share BT data.
- TCM – Some critical and high-performance code or data can be stored in the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
  - Code and RO data.
  - RW data and ZI data.
  - The system stack.




Figure 4-9. Execution view of the AB1565/AB1565A memory layout with full binary FOTA

## 4.2.2. 8MB Memory Layout with FOTA of full binary update

AB1565M, AB1565AM and AB1568 has an 8MB internal serial flash memory. This section will introduce the memory layout based on the 8MB flash.

### 4.2.2.1. Load View

The AB1565M/AB1565AM/AB1568 memory flash layout's load view with enabled FOTA is shown in Figure 4-10. Load view of the AB1565M/AB1565AM/AB1568 memory layout with full binary FOTA. A FOTA buffer is added for temporary storage of the binary that is used to update the current ARM Cortex-M4 firmware, DSP firmware. The start address and maximum size of each binary, and the reserved space of specific memory layouts are configurable. Please refer to Rules to adjust the memory layout for more information.

To enable FOTA, please refer to the "Airoha\_IoT\_SDK\_Firmware\_Update\_Developers\_Guide" located in the SDK/doc folder.





Figure 4-10. Load view of the AB1565M/AB1565AM/AB1568 memory layout with full binary FOTA

#### 4.2.2.2. Execution View

The execution view (see Figure 4-11. Execution view of the AB1565M/AB1565AM/AB1568 memory layout with full binary FOTA) for AB1565M/AB1565AM/AB1568 at runtime is described below.

- Serial Flash – The code and read-only (RO) data are located in the flash memory during runtime.
- SYSRAM.
  - SYSRAM code and RO data – The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - Share RW data and ZI data.
  - System Private Memory.
  - Share BT data.
- TCM – Some critical and high-performance code or data can be stored in the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
  - Code and RO data.
  - RW data and ZI data.
  - The system stack.



**Figure 4-11. Execution view of the AB1565M/AB1565AM/AB1568 memory layout with full binary FOTA**

#### 4.2.3. Programming guide

This programming guide is based on the memory layout described in section 4.2.1.2. Execution view. The following recommendations allow the developers to successfully put the code in the desired memory location during runtime.

- 1) Put the code or RO data into the Serial Flash at runtime.

By default, the code or RO data is put into the flash and executed in place (XIP) without needing to be modified.

- 2) Put the code or RO data into the SYSRAM at runtime.

To run the code or access RO data in the SYSRAM with better performance, specify the attribute explicitly in your code, as shown in the following example.

```
#include "memory_attribute.h"

//code
ATTR_TEXT_IN_SYSRAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_SYSRAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the SYSRAM during the function call.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

### 3) Put RW data or ZI data into SYSRAM non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with a specific purpose (such as direct memory access (DMA) buffer), you must specify the attribute explicitly in your code, as shown in the following example.

```
#include "memory_attribute.h"

//RW data
ATTR_RWDATA_IN_NONCACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_SYSRAM int b;
```

### 4) Put the code or RO data into the TCM at runtime.

To run the code or access RO data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
#include "memory_attribute.h"

//code
ATTR_TEXT_IN_TCM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_TCM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the TCM during the function call.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

5) Put RW data/ZI data into TCM at runtime.

To access RW data and ZI data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
#include "memory_attribute.h"

//rw-data
ATTR_RWDATA_IN_TCM int b = 8;
//zi-data
ATTR_ZIDATA_IN_TCM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the SYSRAM instead of the TCM.

```
//RW data
int b = 8;
//ZI data
int b;
```

#### 4.2.4. Rules to adjust the memory layout

The memory layout can be customized to fit the application requirements. However, the sections for the partition table, security header, and bootloader are not configurable. You can make changes to the other parts of the memory layout.

Common rules for different memory layout adjustment settings are described below.

- 1) The address and size must be 4kB aligned.
- 2) To configure the size or the address, make sure there is no overlap between the two adjacent memory regions. The total size of all the regions must not exceed the physical flash size.

##### 4.2.4.1. Adjusting the layout for ARM Cortex-M4 firmware

To adjust the memory assigned to ARM Cortex-M4 firmware:

- 1) Make any necessary changes to the ROM\_RTOS length and the starting address in the `/mcu/project/<board>/apps/<project>/GCC/AB156x_flash.ld`

```
MEMORY
{
    ...
    ROM_RTOS(rx)           : ORIGIN = 0x0809E000, LENGTH = 1400K
    ...
}
```

- 2) Rebuild the bootloader and the ARM Cortex-M4 firmware, and then execute the following command under the root folder of the SDK:

```
./build.sh board project
```

The `board` is the project folder of a specific hardware board and `project` is the name of the example. For example, to build the `iot_sdk_demo` of `ab1565_evk`, the command is:

```
./build.sh ab1565_evk iot_sdk_demo
```

- 3) Make sure the length of the ROM region is not bigger than the flash size of the system.

#### 4.2.4.2. Adjusting the memory layout with FOTA full binary update

- 1) Make any necessary changes to the ARM Cortex-M4 firmware size. Please refer to Section 4.2.4.1 for more information.
- 2) Make any necessary changes to the `ROM_FOTA_RESERVED` length and starting address in the `AB156x_flash.ld` linker script under the GCC folder of a project.

```
MEMORY
{
    ...
    ROM_FOTA_RESERVED(rx) : ORIGIN = 0x0801FC000, LENGTH = 1504K
    ...
}
```



Note: Please refer to the “SDK Firmware Upgrade Developer’s Guide” in the SDK /doc folder for more information about making changes to the FOTA buffer.

#### 4.2.4.3. Adjusting the NVDM buffer

To adjust the NVDM buffer layout:

- 1) Make any necessary changes to the size of the ARM Cortex-M4 firmware. Please refer to Section 4.2.4.1 for more information.
- 2) Make any necessary changes to the FOTA buffer size. Please refer to Section 4.2.4.2 for more information.
- 3) Make any necessary changes to the `ROM_NVDM_RESERVED` length and starting address in the `/mcu/project/<board>/apps/<project>/GCC/AB156x_flash.ld` linker script.

```
MEMORY
{
    ...
    ROM_NVDM_RESERVED(rx) : ORIGIN = 0x083F0000, LENGTH = 64K
    ...
}
```



Note: If you are making changes to the NVDM buffer, please refer to the NVDM module in the Airoha IOT SDK API reference.

#### 4.2.5. Flow of adding a flash region

With the increase of internal flash capacity, more and more customers want to divide more regions by themselves in order to make some customized features. This section briefly introduces how to add a flash region.

##### 4.2.5.1. The meaning of flash region

The meaning of flash region is a reserved flash region, and users can put some data into it.

For different features, the usage of flash region is different.

For features similar to voice assistants, a separate flash memory area may be required to store files, and the files can be downloaded through Airoha IoT Flash Tool when it is first run and updated separately through FOTA. You need to add the corresponding download information in the linker script, please refer to 4.2.6.2 for details.

For features like logging to flash, it just uses flash to store data. No initial value and no update is required. In this case, if your adjustment does not affect the starting address of the firmware, then no other changes are required.

##### 4.2.5.2. Add a new memory region in linker script

The linker script uses the MEMORY command to allocate all available memory. The user needs to add a memory region according to the syntax of the linker script and adjust the size of the other regions it affects. For detailed adjustment rules, please refer to section 4.2.4.

For example, FOTA space is too large, and there is a new feature that wants to use 144KB Flash to store language model. Then the contents of the modified MEMORY command are roughly as follows. The path of linker script is like /mcu/project/<board>/apps/<project>/GCC/ab156x\_flash.ld.

```
MEMORY
{
    ...
    ROM_FOTA_RESERVED(rx) : ORIGIN = 0x083F0000, LENGTH = 1360K
    ROM_EXAMPLE_LM(rx)    : ORIGIN = 0x08544000, LENGTH = 144K
    ...
}
```

If you want to get the starting address, length and other information of the newly added region from the partition table, you need to add an item to describe it in the format in the .partition\_table section. Generally speaking, for a partition table data item, only the binary id, load address and max length information need to be filled in, and the rest can be directly filled in with the default value of 0.

For example, a ROM\_EXAMPLE\_LM data item is added to the partition table, and the code of the .partition\_table section is roughly as follows.

```
.partition_table :
{
    ...
    /* Example partition table entry of ROM_LM. */
    LONG(0x0000000A);          /* BinaryId */
    LONG(0x00000000);          /* PartitionId */
    LONG(0x00000000);          /* LoadAddressHigh */
    LONG(ORIGIN(ROM_EXAMPLE_LM)); /* LoadAddressLow */
    LONG(0x00000000);          /* BinaryMaxLengthHigh */
    LONG(LENGTH(ROM_EXAMPLE_LM)); /* BinaryMaxLengthLow */
    LONG(0x00000000);          /* ExecutionAddress */
    LONG(0x00000000);          /* ReservedItem0 */
    LONG(0x00000000);          /* ReservedItem1 */
    LONG(0x00000000);          /* ReservedItem2 */
    LONG(0x00000000);          /* ReservedItem3 */
}
```

```

LONG(0x00000000);          /* ReservedItem4 */
...
}

```



Note: When adding a partition table entry, the binary id needs to be incremented, and cannot be a duplicate of others. Otherwise, the FOTA process will fail.

#### 4.2.5.3. Update memory map header files

The modification to the memory map header file usually includes the following two files:

- 1) /mcu/project/<board>/apps/<project>/inc/memory\_map.h
- 2) /mcu/project/<board>/apps/bootloader/inc/memory\_map.h

You need to add a partition table entry in order and define the MACRO you want to use. The added code is roughly as follows.

```

typedef struct {
    PartitionTableItem_T SEC_HEADER1;
    PartitionTableItem_T SEC_HEADER2;
    PartitionTableItem_T BL;
    PartitionTableItem_T CM4;
    PartitionTableItem_T DSP0;
    PartitionTableItem_T FOTA;
    PartitionTableItem_T NVDM;
    PartitionTableItem_T ROFS;
    PartitionTableItem_T EXAMPLE_LM;
} PartitionTable_T;

#define EXAMPLE_LM_BASE      PARTITION_TABLE->EXAMPLE_LM.LoadAddressLow
#define EXAMPLE_LM_LENGTH    PARTITION_TABLE->EXAMPLE_LM.BinaryLengthLow

```

For example, NVDM can get the starting address and length of the NVDM region from the memory map header file, which makes it easier to manage non-volatile data.

In addition, in the FOTA process, the program also needs to know where the binary file data that needs to be upgraded should be written, and the length that can be written. These key information are transmitted through the partition table.

#### 4.2.6. Flow of generating flash download configuration file automatically

In order to simplify the process of modifying the memory layout and facilitate management, the function of automatically generating flash download configuration file is added.

##### 4.2.6.1. The format of flash download configuration file

The download configuration file is used when downloading the firmware. It describes which files Flash Tool needs to download, the displayed name and starting address and other important information. The download configuration file is in YAML format.

```

general:
  config_version: v2.0
  platform: ab156x

main_region:

```



```
address_type: physical
rom_list:
  - rom:
      file: ab1565_bootloader.bin
      name: BootLoader
      begin_address: 0x08003000
```

The above code shows the simplest flash download configuration file. The most critical part is the value corresponding to the rom\_list key. During the download process, Flash Tool will obtain the file name, display name and starting address information of each binary file from the flash download configuration file.

For more detailed information about the YAML format, please search on the Internet.

#### 4.2.6.2. Prepare download information in linker script

In order to realize the function of automatically generating flash download configuration file, you need to add some comment information in the linker script.

```
MEMORY
{
    ROM_PARTITION_TABLE(rx)      : ORIGIN = 0x08000000, LENGTH = 4K
    /* DOWNLOAD, name: partition_table.bin, display: PartitionTable */
    ROM_BL(rx)                   : ORIGIN = 0x08003000, LENGTH = 64K
    /* DOWNLOAD, name: bootloader.bin, display: BootLoader */
    ROM_DSP0(rx)                 : ORIGIN = 0x08013000, LENGTH = 568K
    /* DOWNLOAD, name: dsp0_freertos_create_thread.bin, display: DSP_FW */
    ROM_RTOS(rx)                 : ORIGIN = 0x080A1000, LENGTH = 1448K
    /* DOWNLOAD, name: freertos_create_thread.bin, display: MCU_FW */
    TCM (rwx)                    : ORIGIN = 0x04000000, LENGTH = 176K
    SYSRAM (rwx)                 : ORIGIN = 0x04200000, LENGTH = 360K
    VSYSRAM (rwx)                : ORIGIN = 0x14200000, LENGTH = 360K
}
```

These comments belong to the same line as the flash region. The above code may not be beautiful due to space limitations, but it does not affect the realization of the function.

DOWNLOAD is a keyword, marking that the flash region has a corresponding file to be downloaded. The name attribute specifies the name of the binary file to be downloaded for Flash Tool. The value corresponding to display will be displayed in the dialog box when using the download function of Flash Tool. Neither the name nor the display value can contain spaces.

The red part of the text is also some keywords. The copy\_firmware script will replace these keywords with the actual project name during the construction of the project.

#### 4.2.6.3. Obtain and generate file information to be downloaded

The SDK contains binary tools for obtaining the download information and generating flash download configuration file. Only a few lines of code need to be added to the Makefile of bootloader and MCU projects to realize the automatic generation function.

```
ifeq ($(TARGET), FLASH)
ifeq ($(BOARD_TYPE), ab1565_cell)
    LDFLAGS += -Wl,-Tab156x_flash_cell.ld
    LINKER_SCRIPT_FILE =
$(SOURCE_DIR)/$(APP_PATH)/GCC/ab156x_flash_cell.ld
else ifeq ($(FLASH_SIZE_8M), y)
    LDFLAGS += -Wl,-Tab156x_flash_8m.ld
    LINKER_SCRIPT_FILE = $(SOURCE_DIR)/$(APP_PATH)/GCC/ab156x_flash_8m.ld
else
    LDFLAGS += -Wl,-Tab156x_flash.ld
```

```

    LINKER_SCRIPT_FILE = $(SOURCE_DIR)/$(APP_PATH)/GCC/ab156x_flash.ld
endif
endif

all: cleanlog proj
    @mkdir -p $(BUILD_DIR)
    ...
    @$(SOURCE_DIR)/$(FLASH_DOWNLOAD_CFG_GENERATOR) $(LINKER_SCRIPT_FILE)
$(OUTPATH) $(IC_CONFIG) MCU_FW
    ...
    @$(SOURCE_DIR)/tools/scripts/build/copy_firmware.sh $(SOURCE_DIR)
    $(OUTPATH) $(IC_CONFIG) $(BOARD_CONFIG) $(PROJ_NAME).bin $(PWD)
    $(MTK_SECURE_BOOT_ENABLE)

# Auto generate flash_download.cfg file
ifneq ($(filter MINGW% MSYS%, $(OS_VERSION)),)
    FLASH_DOWNLOAD_CFG_GENERATOR :=
    tools/scripts/build/AutoGenDownloadCfg/windows/AutoGenDownloadCfg.exe
else ifeq ($(OS_VERSION), Darwin)
    FLASH_DOWNLOAD_CFG_GENERATOR :=
    tools/scripts/build/AutoGenDownloadCfg/mac/AutoGenDownloadCfg
else
    FLASH_DOWNLOAD_CFG_GENERATOR :=
    tools/scripts/build/AutoGenDownloadCfg/linux/AutoGenDownloadCfg
endif


```

The code in bold specifies the linker script for the tool and passes in some necessary parameters.

### 4.3. Memory Layout and Configuration for AB1585/AB1588

AB158x supports three types of physical memory: Serial Flash; System Random Access Memory (SYSRAM); and Tightly Coupled Memory (TCM). The memory layouts are designed based on these three types of memory.

The virtual memory on AB158X is provided for cacheable memory and is implemented based on the memory mapping mechanism of ARM Cortex-M33. There are one virtual address ranges. The memory address range, between 0x24200000 and 0x24300000, is mapped to the SYSRAM address range from 0x04200000 to 0x04300000, as shown in Figure 4.12 AB158X virtual memory mapping. The physical memory region (0x04200000 to 0x04300000) are used as cacheable memory. RW and ZI data is default stored in the physical cacheable memory region for AB158X.



**Figure 4.12 AB158X virtual memory mapping**

The memory layout has views as described above.

This section guides you through:

- Types of the memory layout
- Programming guide
- Memory Layout Adjustment with a
  - Linker Script


### 4.3.1. 8MB Memory Layout with FOTA of full binary update

AB1585 has a 8MB internal serial flash memory. This section will introduce the memory layout based on the 8MB flash.

#### 4.3.1.1. Load view

The AB1585 memory flash layout's load view with enabled FOTA is shown in Figure 4-13. Load view of the AB1585 memory layout with full binary FOTA. A FOTA buffer is added for temporary storage of the binary that is used to update the current ARM Cortex-M33 firmware, DSP firmware and other necessary firmware. The start address and maximum size of each binary, and the reserved space of specific memory layouts are configurable. Please refer to Section 4.3.4. "Rules to adjust the memory layout".

It should be noted that the partition size behind each partition is only a reference and you need to customize the Memory Layout according to your needs.




**Figure 4-13. Load view of the AB1585 memory layout with full binary FOTA**

#### 4.3.1.2. Execution view

The execution view (see Figure 4-14. Execution view of the AB1585 memory layout with full binary FOTA) for AB1585 at runtime is described below.

- Serial Flash – The code and read-only (RO) data are located in the flash memory during runtime.
- SYSRAM.
  - SYSRAM code and RO data – The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - Share RW data and ZI data.
  - System Private Memory.
  - Share BT data.
  - TCM – Some critical and high-performance code or data can be stored in the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
  - Code and RO data.
  - RW data and ZI data.
  - The system stack.



**Figure 4-14. Execution view of the AB1585 memory layout with full binary FOTA**


### 4.3.2. 16MB Memory Layout with FOTA of full binary update

AB1588 has a 16MB internal serial flash memory. This section will introduce the memory layout based on the 16MB flash.

#### 4.3.2.1. Load view

The AB1588 memory flash layout's load view with enabled FOTA is shown in Figure 4-15. Load view of the AB1588 memory layout with full binary FOTA. A FOTA buffer is added for temporary storage of the binary that is used to update the current ARM Cortex-M33 firmware, DSP firmware and other necessary firmware. The start address and maximum size of each binary, and the reserved space of specific memory layouts are configurable. Please refer to Section 4.3.4. "Rules to adjust the memory layout".

It should be noted that the partition size behind each partition is only a reference and you must customize the Memory Layout according to your needs.




**Figure 4-15. Load view of the AB1588 memory layout with full binary FOTA**

There are two main changes, one is to separate the VAD image into two parts to increase flexibility, and the other is to increase the partition of NVDM\_OTA to facilitate customers to upgrade NVDM data.

#### 4.3.2.2. Execution view

The execution view (see Figure 4-16. Execution view of the AB1588 memory layout with full binary FOTA) for AB1588 at runtime is described below.

- Serial Flash – The code and read-only (RO) data are located in the flash memory during runtime.
- SYSRAM.
  - SYSRAM code and RO data – The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - Share RW data and ZI data.
  - System Private Memory.
  - Share BT data.
  - TCM – Some critical and high-performance code or data can be stored in the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
  - Code and RO data.
  - RW data and ZI data.
  - The system stack.



**Figure 4-16. Execution view of the AB1588 memory layout with full binary FOTA**

### 4.3.3. Programming guide

This programming guide is based on the memory layout described in section 4.3.2.2. Execution view. The following recommendations allow the developers to successfully put the code in the desired memory location during runtime.

- 1) Put the code or RO data into the Serial Flash at runtime.

By default, the code or RO data is put into the flash and executed in place (XIP) without needing to be modified.

- 2) Put the code or RO data into the SYSRAM at runtime.

To run the code or access RO data in the SYSRAM with better performance, specify the attribute explicitly in your code, as shown in the following example.

```
#include "memory_attribute.h"

//code
ATTR_TEXT_IN_SYSRAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_SYSRAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the SYSRAM during the function call.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
```

```
}
//RO data
const int b = 8;
```

- 3) Put RW data or ZI data into SYSRAM non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with a specific purpose (such as direct memory access (DMA) buffer), you must specify the attribute explicitly in your code, as shown in the following example.

```
#include "memory_attribute.h"

//RW data
ATTR_RWDATA_IN_NONCACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_SYSRAM int b;
```

- 4) Put the code or RO data into the TCM at runtime.

To run the code or access RO data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
#include "memory_attribute.h"

//code
ATTR_TEXT_IN_TCM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_TCM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the TCM during the function call.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

- 5) Put RW data/ZI data into TCM at runtime.

To access RW data and ZI data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
#include "memory_attribute.h"

//rw-data
ATTR_RWDATA_IN_TCM int b = 8;
//zi-data
ATTR_ZIDATA_IN_TCM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the SYSRAM instead of the TCM.



```
//RW data
int b = 8;
//ZI data
int b;
```

#### 4.3.4. Rules to adjust the memory layout

The memory layout can be customized to fit the application requirements. However, the sections for the partition table, security header, and bootloader are not configurable. You can make changes to the other parts of the memory layout.

Common rules for different memory layout adjustment settings are described below.

- 1) The address and size must be 4KB aligned.
- 2) To configure the size or the address, make sure there is no overlap between the two adjacent memory regions. The total size of all the regions must not exceed the physical flash size.

##### 4.3.4.1. Adjusting the layout for ARM Cortex-M33 firmware

To adjust the memory assigned to ARM Cortex-M33 firmware:

- 1) Make any necessary changes to the ROM\_RTOS length and the starting address in the `/mcu/project/<board>/apps/<project>/GCC/flash.ld`

```
MEMORY
{
    ...
    ROM_RTOS(rx)          : ORIGIN = 0x08213000, LENGTH = 3072K
    ...
}
```

- 2) Rebuild the bootloader and the ARM Cortex-M33 firmware, and then execute the following command under the root folder of the SDK:

```
./build.sh <board> <project>
```

The `board` is the project folder of a specific hardware board and `project` is the name of the example. For example, to build the `headset_ref_design` of `ab1585_evk`, the command is:

```
./build.sh ab1585_evk headset_ref_design
```

- 3) Make sure the length of the ROM region is not bigger than the flash size of the system.

##### 4.3.4.2. Adjusting the memory layout with FOTA full binary update

- 1) Make any necessary changes to the ARM Cortex-M33 firmware size. Please refer to Section 4.3.4.1 for more information.
- 2) Make any necessary changes to the ROM\_FOTA\_RESERVED length and starting address in the flash.ld linker script under the GCC folder of a project.

```
MEMORY
{
    ...
    ROM_FOTA_RESERVED(rx) : ORIGIN = 0x0868C000, LENGTH = 9584K
    ...
}
```



Note: Please refer to the “SDK Firmware Upgrade Developer’s Guide” in the SDK /doc folder for more information about making changes to the FOTA buffer.

#### 4.3.4.3. Adjusting the NVDM buffer

To adjust the NVDM buffer layout:

- 1) Make any necessary changes to the size of the ARM Cortex-M3 firmware. Please refer to Section 4.3.4.1 for more information.
- 2) Make any necessary changes to the FOTA buffer size. Please refer to Section 4.3.4.2 for more information.
- 3) Make any necessary changes to the ROM\_NVDM\_RESERVED length and starting address in the /mcu/project/<board>/apps/<project>/GCC/flash.ld linker script.

```
MEMORY
{
    ...
    ROM_NVDM_RESERVED(rx) : ORIGIN = 0x08FE8000, LENGTH = 96K
    ...
}
```



Note: If you are making changes to the NVDM buffer, please refer to the NVDM module in the Airoha IOT SDK API reference.

#### 4.3.5. Flow of adding a flash region

With the increase of internal flash capacity, more and more customers want to divide more regions by themselves in order to make some customized features. This section briefly introduces how to add a flash region.

##### 4.3.5.1. The meaning of flash region

The meaning of flash region is a reserved flash region, and users can put some data into it.

For different features, the usage of flash region is different.

For features similar to voice assistants, a separate flash memory area may be required to store files, and the files can be downloaded through Airoha IoT Flash Tool when it is first run and updated separately through FOTA. You need to add the corresponding download information in the linker script, please refer to section 4.3.6.2 for details.

For features like logging to flash, it just uses flash to store data. No initial value and no update is required. In this case, if your adjustment does not affect the starting address of the firmware, then no other changes are required.

##### 4.3.5.2. Add a new memory region in linker script

The linker script uses the MEMORY command to allocate all available memory. The user needs to add a memory region according to the syntax of the linker script and adjust the size of the other regions it affects. For detailed adjustment rules, please refer to section 4.3.4.

For example, FOTA space is too large, and there is a new feature that wants to use 144KB Flash to store language model. Then the contents of the modified MEMORY command are roughly as follows. The path of linker script is like /mcu/project/<board>/apps/<project>/GCC/flash.ld.

```
MEMORY
{
    ...
    ROM_FOTA_RESERVED(rx) : ORIGIN = 0x083F0000, LENGTH = 1360K
    ROM_EXAMPLE_LM(rx)    : ORIGIN = 0x08544000, LENGTH = 144K
    ...
}
```

If you want to get the starting address, length and other information of the newly added region from the partition table, you need to add an item to describe it in the format in the .partition\_table section. Generally speaking, for a partition table data item, only the binary id, load address and max length information need to be filled in, and the rest can be directly filled in with the default value of 0.

For example, a ROM\_EXAMPLE\_LM data item is added to the partition table, and the code of the .partition\_table section is roughly as follows.

[illegible]

Note: When adding a partition table entry, the binary id needs to be incremented, and cannot be a duplicate of others. Otherwise, the FOTA process will fail.

#### 4.3.5.3. Update memory map header files

The modification to the memory map header file usually includes the following three files:

- 1) /mcu/kernel/service/layout\_partition/layout\_partition.h
- 2) /mcu/project/<board>/apps/<project>/inc/memory\_map.h
- 3) /mcu/project/<board>/apps/bootloader/inc/memory\_map.h

You need to add a partition table entry in order and define the MACRO you want to use. The added code is roughly as follows.

```
typedef enum{
    PARTITION_SECURITY_HEADER    = 0x00000000,
    ....
    /* For customization, partition enumerate please start from 0x80. */
    PARTITION_EXAMPLE_LM        = 0x00000080,
    PARTITION_DUMMY_END         = 0x4D4D5544,
} partition_t;
```

You need to add a partition table entry in order and define the MACRO you want to use. The added code is roughly as follows.

```
#define EXAMPLE_LM_BASE        lp_get_begin_address(PARTITION_EXAMPLE_LM)
#define EXAMPLE_LM_LENGTH      lp_get_length(PARTITION_EXAMPLE_LM)
```

For example, NVDM can get the starting address and length of the NVDM region from the memory map header file, which makes it easier to manage non-volatile data.

In addition, in the FOTA process, the program also needs to know where the binary file data that needs to be upgraded should be written, and the length that can be written. These key information are transmitted through the partition table.

### 4.3.6. Flow of generating flash download configuration file automatically

In order to simplify the process of modifying the memory layout and facilitate management, the function of automatically generating flash download configuration file is added.

#### 4.3.6.1. The format of flash download configuration file

The download configuration file is used when downloading the firmware. It describes which files Flash Tool needs to download, the displayed name and starting address and other important information. The download configuration file is in YAML format.

```
general:
  config_version: v2.0
  platform: ab158x

main_region:
  address_type: physical
  rom_list:
    - rom:
        file: ab1585_bootloader.bin
        name: BootLoader
        begin_address: 0x08003000
```

The above code shows the simplest flash download configuration file. The most critical part is the value corresponding to the rom\_list key. During the download process, Flash Tool will obtain the file name, display name and starting address information of each binary file from the flash download configuration file.

For more detailed information about the YAML format, please search on the Internet.

#### 4.3.6.2. Prepare download information in linker script

In order to realize the function of automatically generating flash download configuration file, you need to add some comment information in the linker script.

```
MEMORY
{
    ROM_PARTITION_TABLE(rx)          : ORIGIN = 0x08000000, LENGTH = 4K
    /* DOWNLOAD, name: partition_table.bin, display: PartitionTable */
    ROM_BL(rx)                       : ORIGIN = 0x08003000, LENGTH = 64K
    /* DOWNLOAD, name: bootloader.bin, display: BootLoader */
    ROM_DSP0(rx)                     : ORIGIN = 0x08013000, LENGTH = 568K
    /* DOWNLOAD, name: dsp0_freertos_create_thread.bin, display: DSP_FW */
    ROM_RTOS(rx)                     : ORIGIN = 0x080A1000, LENGTH = 1448K
    /* DOWNLOAD, name: freertos_create_thread.bin, display: MCU_FW */
    TCM (rwx)                        : ORIGIN = 0x04000000, LENGTH = 176K
    SYSRAM (rwx)                     : ORIGIN = 0x04200000, LENGTH = 360K
    VSYSRAM (rwx)                    : ORIGIN = 0x14200000, LENGTH = 360K
}
```

These comments belong to the same line as the flash region. The above code may not be beautiful due to space limitations, but it does not affect the realization of the function.

DOWNLOAD is a keyword, marking that the flash region has a corresponding file to be downloaded. The name attribute specifies the name of the binary file to be downloaded for Flash Tool. The value corresponding to display will be displayed in the dialog box when using the download function of Flash Tool. Neither the name nor the display value can contain spaces.

The red part of the text is also some keywords. The copy\_firmware script will replace these keywords with the actual project name during the construction of the project.

#### 4.3.6.3. Obtain and generate file information to be downloaded

The SDK contains binary tools for obtaining the download information and generating flash download configuration file. Only a few lines of code need to be added to the Makefile of bootloader and MCU projects to realize the automatic generation function.

```
# Select different linker script files by boot method.
# If it is FLASH boot, the script file used must be configured in
feature.mk.
ifeq ($(TARGET), SYSRAM)
    MTK_BOOT_TARGET := SYSRAM
    LSCRIPT          := sysram.ld
else ifeq ($(TARGET), FLASH)
    MTK_BOOT_TARGET := FLASH
    ifdef AIR_MCU_LINKER_SCRIPT_FILE
        LSCRIPT      := $(AIR_MCU_LINKER_SCRIPT_FILE)
    else
        NoLinkerScript = NotSpecifiedLinkerScript
        LSCRIPT        := $(NoLinkerScript)
    endif
    LINKER_SCRIPT_PATH = $(SOURCE_DIR)/$(APP_PATH)/GCC/$(LSCRIPT)
endif

all: cleanlog proj
    @mkdir -p $(BUILD_DIR)
    ...
    @if [ "$(TARGET)" = "FLASH" ]; then $(FLASH_DOWNLOAD_CFG_GENERATOR)
$(LINKER_SCRIPT_PATH) $(OUTPATH) $(IC_CONFIG) MCU_FW; fi
    ...
```

```
@$(SOURCE_DIR)/tools/scripts/build/copy_firmware.sh $(SOURCE_DIR)
$(OUTPATH) $(IC_CONFIG) $(BOARD_CONFIG) $(PROJ_NAME).bin $(PWD)
$(MTK_SECURE_BOOT_ENABLE)

# Auto generate flash_download.cfg file
FLASH_DOWNLOAD_CFG_GENERATOR :=
$(SOURCE_DIR)/tools/scripts/build/auto_download_cfg.sh
```

The code in bold specifies the linker script for the tool and passes in some necessary parameters.


## 5. Memory Layout and Configuration for GNSS

### 5.1. Memory Layout and Configuration for AG3335

#### 5.1.1. Memory layout introduction

AG3335 supports five types of physical memory: Serial Flash; Pseudo Static Random Access Memory (PSRAM, which is only supported on AG3335A. No further mention of this difference from this point on); System Random Access Memory (SYSRAM); Tightly Coupled Memory (TCM); and Retention System Random Access Memory (RETSRAM). The memory layouts are designed based on these five types of memory.

The virtual memory on AG3335 is provided for cacheable memory. There are two virtual address ranges. The first memory address range, from 0x10000000 to 0x14000000, is mapped to the PSRAM address range between 0x00000000 and 0x04000000, as shown in Figure 5-5-1. The second memory address range, between 0x14200000 and 0x14240000, is mapped to the SYSRAM address range from 0x04200000 to 0x04240000, as shown in Figure 5-5-2. The first virtual memory region (0x10000000 to 0x14000000) and the second virtual memory region (0x14200000 to 0x14240000) are used as cacheable memory. For AG3335A, RW data is stored in the first virtual memory region by default; RW data is stored in the second virtual memory region for AG3335MD, AG3335SD and AG3335S.



**Figure 5-5-1 AG3335 virtual memory 1 mapping**




Figure 5-5-2 AG3335 virtual memory 2 mapping

The memory layout can be defined with or without PSRAM. Each of the layouts has two views as described above.

This section guides you through:

- Types of the memory layout
- Programming guide
  - Memory Layout Adjustment with a Linker Script

## 5.1.2. Memory layout without PSRAM

### 5.1.2.1. Load view


AG3335A/AG3335MD has 4MB internal serial flash memory. The flash size of AG3335 varies according to the flash type used by the customer. The load view on the flash memory with disabled PSRAM for AG3335 is shown in Figure 5-5-3.

- Partition table – Always located at the start of the flash memory and used to record the location and size of all binaries on the serial flash. The size of the partition table is fixed to 4kB and is not configurable.
- Security header 1 – Reserved for RTOS binary security information. The size of the security header 1 is fixed to 4kB and is not configurable.



- Security header 2 – Reserved for RTOS binary security information. The size of the security header 2 is fixed to 4kB and is not configurable.
- Bootloader – The size of the bootloader is fixed to 64kB and is not configurable.
- ARM Cortex-M4 firmware – This section of the memory is reserved for the RTOS binary.
- File System – This section of the memory is reserved for the file system.
- NVDM buffer – This section of the memory is reserved for the NVDM buffer. The size of the NVDM buffer is fixed to 64kB and is not configurable.
- GNSS configuration – Reserved for GNSS configuration. The size of the GNSS configuration is fixed to 4kB and is not configurable.

The start address and the maximum size of each binary and reserved buffer are configurable. Please refer to section 5.1.5 Rules to adjust the memory layout for more information.



**Figure 5-5-3 Load view of the AG3335 memory layout without PSRAM**


For more information about PSRAM, please refer to “Airoha\_IoT\_SDK\_for\_Firmware\_Update\_Developers\_Guide” located in the SDK/doc folder.

For more information about NVDM, please refer to “Airoha IoT SDK for 3335 API Reference Manual”.

### 5.1.2.2. Execution view

The execution view is where the code and data are located during the program runtime, as shown in Figure 5-5-4 Execution view of the AG3335 memory layout without PSRAM. The execution view for AG3335 is based on the Serial Flash, SYSRAM, and TCM, as described below:

- Serial Flash – The code and read-only (RO) data are in the flash memory during runtime.
- SYSRAM.
  - SYSRAM code and RO data. The SYSRAM code and RO data is cacheable.
  - RAM code and RO data – The RAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
- TCM – Some critical and high-performance code or data can be stored in the TCM. Please refer to Section 5.1.4 “Programming guide” for information about putting code or data into the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
  - Code and RO data.
  - RW data and ZI data.
  - The system stack.




**Figure 5-5-4 Execution view of the AG3335 memory layout without PSRAM**

### 5.1.3. Memory layout with PSRAM

#### 5.1.3.1. Load view

The AG3335 memory flash layout’s load view with enabled PSRAM is shown in Figure 5-5-5 Load view of the AG3335 memory layout with PSRAM. The start address and maximum size of each binary, and the reserved space of specific memory layouts are configurable. Please refer to Section 5.1.5 Rules to adjust the memory layout for more information.



*Figure 5-5-5 Load view of the AG3335 memory layout with PSRAM*

#### 5.1.3.2. Execution view

The execution view (see Figure 5-5-6 Execution view of the AG3335 memory layout with PSRAM) at runtime is described below.

- Serial Flash – The code and read-only (RO) data are located in the flash memory during runtime.
- PSRAM.
  - PSRAM code and RO data – The PSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
- SYSRAM.
  - SYSRAM code and RO data – The SYSRAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
  - System Private Memory.
- TCM – Some critical and high-performance code or data can be stored in the TCM. Please refer to Section 5.1.4. “Programming guide” for information about putting code or data into the TCM.

- Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
- Code and RO data.
- RW data and ZI data.
- The system stack.




Figure 5-5-6 Execution view of the AG3335 memory layout with PSRAM

### 5.1.4. Programming guide

This programming guide is based on the memory layout described in Section 5.1.3.2. The following recommendations allow the developers to successfully put the code in the desired memory location during runtime.

- 1) Put the code or RO data into the Serial Flash at runtime.

By default, the code or RO data is put into the flash and executed in place (XIP) without needing to be modified.

- 2) Put the code or RO data into the PSRAM at runtime.

To run the code or access RO data in the PSRAM with better performance, specify the attribute explicitly in your code, as shown in the following example.

```
//code
ATTR_TEXT_IN_RAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_RAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the PSRAM during the function call.

```
//code
int func(int par)
```

```
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

- 3) Put RW data or ZI data into PSRAM non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with a specific purpose such as direct memory access (DMA) buffer, specify the attribute explicitly in your code, as shown in the following example.

```
//RW data
ATTR_RWDATA_IN_NONCACHED_RAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_RAM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM cacheable memory instead of the non-cacheable memory.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 4) Put RW data or ZI data into PSRAM cacheable memory at runtime.

By default, RW data/ZI data are put into the cacheable memory. It is not necessary to make changes to the code.

- 5) Put the code or RO data into the SYSRAM at runtime.

To run the code or access RO data in the SYSRAM with better performance, specify the attribute explicitly in your code, as shown in the following example.

```
//code
ATTR_TEXT_IN_SYSRAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_SYSRAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the SYSRAM during the function call.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
```

```
//RO data
const int b = 8;
```

- 6) Put RW data or ZI data into SYSRAM cacheable memory at runtime.

To access RW data and ZI data in the SYSRAM cacheable memory, specify the attribute explicitly in your code, as shown in the following example.

```
//RW data
ATTR_RWDATA_IN_CACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_CACHED_SYSRAM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM cacheable memory instead of the non-cacheable memory because RW and ZI are put into PSRAM cacheable memory by default.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 7) Put RW data or ZI data into SYSRAM non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with a specific purpose (such as direct memory access (DMA) buffer), you must specify the attribute explicitly in your code, as shown in the following example.

```
//RW data
ATTR_RWDATA_IN_NONCACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_SYSRAM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM cacheable memory instead of the non-cacheable memory because RW and ZI are put into PSRAM cacheable memory by default.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 8) Put the code or RO data into the TCM at runtime.

To run the code or access RO data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
//code
ATTR_TEXT_IN_TCM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_TCM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the TCM during the function call.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

- 9) Put RW data/ZI data into TCM at runtime.

To access RW data and ZI data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
//rw-data
ATTR_RWDATA_IN_TCM int b = 8;
//zi-data
ATTR_ZIDATA_IN_TCM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM instead of the TCM.

```
//RW data
int b = 8;
//ZI data
int b;
```

### 5.1.5. Rules to adjust the memory layout

The memory layout can be customized to fit the application requirements. However, the sections for the partition table, security header, and bootloader are not configurable. You can make changes to the other parts of the memory layout.

Common rules for different memory layout adjustment settings are described below.

- 1) The address and size must be 4kB aligned. If the File System partition size changed, the base address and size of the File System partition must be block aligned, and the block size is defined by the macro `FS_NOR_BLOCK_SIZE` in the `driver/chip/<chip>/inc/hal_flash_opt_gen.h` header file.
- 2) To configure the size or the address, make sure there is no overlap between the two adjacent memory regions. The total size of all the regions must not exceed the physical flash size.

#### 5.1.5.1. Adjusting the layout for ARM Cortex-M4 firmware

To adjust the memory assigned to ARM Cortex-M4 firmware:

- 1) Make any necessary changes to the `ROM_RTOS` length and the starting address in the `AG3335_flash.ld` (eg. `ag3335_flash.ld`) linker script under the GCC folder of the project.

```
MEMORY
{
    ...
    ROM_RTOS(rx)           : ORIGIN = 0x08013000, LENGTH = 2420K
    ...
}
```

- 2) Rebuild the bootloader and the ARM Cortex-M4 firmware, and then execute the following command under the root folder of the SDK:

```
./build.sh project_board example_name BL
```

The `project_board` is the project folder of a specific hardware board and `example_name` is the name of the example. For example, to build the `hal_adc` of `ag3335_evb`, the command is:

```
./build.sh ag3335_evb gnss_demo bl
```

- 3) Make sure the length of the ROM region is not bigger than the flash size of the system. The internal flash is 4MB for AG3335A/AG3335MD.

### 5.1.5.2. Adjusting the NVDM buffer

To adjust the NVDM buffer layout:

- 1) Make any necessary changes to the size of the ARM Cortex-M4 firmware. Please refer to Section 4.1.4.1. "Adjusting the layout for ARM Cortex-M4 firmware" for more information.
- 2) Make any necessary changes to the `ROM_NVDM_RESERVED` length and starting address in the `flash.ld` if no PSRAM or full binary PSRAM feature is enabled.

```
MEMORY
{
    ...
    ROM_NVDM_RESERVED(rx) : ORIGIN = 0x083EF000, LENGTH = 64K
    ...
}
```



Note: If you are making changes to the NVDM buffer, please refer to the NVDM module in the Airoha IoT SDK for BT Audio 3335 API Reference Manual.

## 5.2. Memory Layout and Configuration for AG3352

### 5.2.1. Memory layout introduction

AG3352 supports four types of physical memory: Serial Flash; System Random Access Memory (SYSRAM); Tightly Coupled Memory (TCM); and Retention System Random Access Memory (RETSRAM). The memory layouts are designed based on these four types of memory.

The virtual memory on AG3352 is provided for cacheable memory. There are only one virtual address ranges. The memory address range, between `0x14200000` and `0x14256000`, is mapped to the SYSRAM address range from `0x04200000` to `0x04256000`, as shown in Figure 5-5-7. The virtual memory region (`0x14200000` to `0x14256000`) are used as cacheable memory.






Figure 5-5-7 AG3352 virtual memory mapping


## 5.2.2. 2MB Memory Layout without FOTA

### 5.2.2.1. Load view

AG3352 has 2MB internal serial flash memory. The load view on the flash memory without FOTA for AG3352 is shown in Figure 5-5-8.

- Partition table – Always located at the start of the flash memory and used to record the location and size of all binaries on the serial flash. The size of the partition table is fixed to 4kB and is not configurable.
- Bootloader – The size of the bootloader is fixed to 32KB and is not configurable.
- ARM Cortex-M4 firmware – This section of the memory is reserved for the RTOS binary.
- File System – This section of the memory is reserved for the file system.
- NVDM buffer – This section of the memory is reserved for the NVDM buffer. The size of the NVDM buffer is fixed to 32kB and is not configurable.
- GNSS configuration – Reserved for GNSS configuration. The size of the GNSS configuration is fixed to 4kB and is not configurable.

The start address and the maximum size of each binary and reserved buffer are configurable. Please refer to section 5.1.5 Rules to adjust the memory layout for more information.




**Figure 5-5-8 Load view of the AG3352 2MB memory layout without FOTA**

For more information about NVDM, please refer to “Airoha IoT SDK for 3352 API Reference Manual”.

#### **5.2.2.2. Execution view**

The execution view is where the code and data are located during the program runtime, as shown in Figure 5-5-9 Execution view of the AG3352 memory layout. The execution view for AG3352 is based on the Serial Flash, SYSRAM, and TCM, as described below:

- Serial Flash – The code and read-only (RO) data are in the flash memory during runtime.
- SYSRAM.
  - SYSRAM code and RO data. The SYSRAM code and RO data is cacheable.
  - RAM code and RO data – The RAM code and RO data is cacheable.
  - Cacheable RW data and ZI data.
  - Non-cacheable RW data and ZI data.
- TCM – Some critical and high-performance code or data can be stored in the TCM. Please refer to Section 5.2.3 “Programming guide” for information about putting code or data into the TCM.
  - Vector table, single bank code, and some high-performance code and data are stored at the beginning of TCM.
  - Code and RO data.
  - RW data and ZI data.
  - The system stack.



*Figure 5-5-9 Execution view of the AG3352 memory layout*

### 5.2.3. Programming guide

This programming guide is based on the memory layout described in Section 5.2.2. The following recommendations allow the developers to successfully put the code in the desired memory location during runtime.

- 1) Put the code or RO data into the Serial Flash at runtime.

By default, the code or RO data is put into the flash and executed in place (XIP) without needing to be modified.

- 2) Put RW data or ZI data into SYSRAM cacheable memory at runtime.

By default, RW data/ZI data are put into the cacheable memory. It is not necessary to make changes to the code.

- 3) Put the code or RO data into the SYSRAM at runtime.

To run the code or access RO data in the SYSRAM with better performance, specify the attribute explicitly in your code, as shown in the following example.

```
//code
ATTR_TEXT_IN_SYSRAM int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
ATTR_RODATA_IN_SYSRAM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the SYSRAM during the function call.

```
//code
int func(int par)
{
```

```
int s;
s = par;
//....
}
//RO data
const int b = 8;
```

- 4) Put RW data or ZI data into SYSRAM cacheable memory at runtime.

To access RW data and ZI data in the SYSRAM cacheable memory, specify the attribute explicitly in your code, as shown in the following example.

```
//RW data
ATTR_RWDATA_IN_CACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_CACHED_SYSRAM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM cacheable memory instead of the non-cacheable memory because RW and ZI are put into PSRAM cacheable memory by default.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 5) Put RW data or ZI data into SYSRAM non-cacheable memory at runtime.

To access RW data and ZI data in the non-cacheable memory with a specific purpose (such as direct memory access (DMA) buffer), you must specify the attribute explicitly in your code, as shown in the following example.

```
//RW data
ATTR_RWDATA_IN_NONCACHED_SYSRAM int b = 8;
//ZI data
ATTR_ZIDATA_IN_NONCACHED_SYSRAM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM cacheable memory instead of the non-cacheable memory because RW and ZI are put into PSRAM cacheable memory by default.

```
//RW data
int b = 8;

//ZI data
int b;
```

- 6) Put the code or RO data into the TCM at runtime.

To run the code or access RO data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
//code
ATTR_TEXT_IN_TCM int func(int par)
{
    int s;
    s = par;
    //....
}
```

```
}
//RO data
ATTR_RODATA_IN_TCM const int b = 8;
```

For comparison, if the attribute is not explicitly defined, the code is put into the Serial Flash instead of the TCM during the function call.

```
//code
int func(int par)
{
    int s;
    s = par;
    //....
}
//RO data
const int b = 8;
```

- 7) Put RW data/ZI data into TCM at runtime.

To access RW data and ZI data in the TCM with better performance, you must specify the attribute explicitly in your code, as shown in the following example.

```
//rw-data
ATTR_RWDATA_IN_TCM int b = 8;
//zi-data
ATTR_ZIDATA_IN_TCM int b;
```

For comparison, if the attribute is not explicitly defined, the data is put into the PSRAM instead of the TCM.

```
//RW data
int b = 8;
//ZI data
int b;
```



**Note:** To use the special macro at the beginning of ATTR mentioned above, programmers need to include the memory\_attribute header file.

## 5.2.4. Rules to adjust the memory layout

The memory layout can be customized to fit the application requirements. However, the sections for the partition table, and bootloader are not configurable. You can make changes to the other parts of the memory layout.

Common rules for different memory layout adjustment settings are described below.

- 1) The address and size must be 4kB aligned. If the File System partition size changed, the base address and size of the File System partition must be block aligned, and the block size is defined by the macro FS\_NOR\_BLOCK\_SIZE in the driver/chip/<chip>/inc/hal\_flash\_opt\_gen.h header file.
- 2) To configure the size or the address, make sure there is no overlap between the two adjacent memory regions. The total size of all the regions must not exceed the physical flash size.

### 5.2.4.1. Adjusting the layout for ARM Cortex-M4 firmware

To adjust the memory assigned to ARM Cortex-M4 firmware:

- 1) Make any necessary changes to the ROM\_RTOS length and the starting address in the `ag3332_flash.ld` linker script under the GCC folder of the project.

```
MEMORY
{
    ...
    ROM_RTOS(rx)          : ORIGIN = 0x08013000, LENGTH = 2420K
    ...
}
```

- 2) Rebuild the bootloader and the ARM Cortex-M4 firmware, and then execute the following command under the root folder of the SDK:

```
./build.sh project_board example_name BL
```

The `project_board` is the project folder of a specific hardware board and `example_name` is the name of the example. For example, to build the `gnss_demo` of `ag3352_evb`, the command is:

```
./build.sh ag3352_evb gnss_demo bl
```

- 3) Make sure the length of the ROM region is not bigger than the flash size of the system. The internal flash is 2MB.

#### 5.2.4.2. Adjusting the NVDM buffer

To adjust the NVDM buffer layout:

- 1) Make any necessary changes to the size of the ARM Cortex-M4 firmware. Please refer to Section 5.2.4.1 “Adjusting the layout for ARM Cortex-M4 firmware” for more information.
- 2) Make any necessary changes to the ROM\_NVDM\_RESERVED length and starting address in the `flash.ld`.

```
MEMORY
{
    ...
    ROM_NVDM_RESERVED(rx) : ORIGIN = 0x083EF000, LENGTH = 64K
    ...
}
```



Note: If you are making changes to the NVDM buffer, please refer to the NVDM module in the Airoha IoT SDK for BT Audio 3352 API Reference Manual.