


```

19 CLK_Enable_XTAL32M();
20 CRG_TOP_CLK_AMBA_REG[8] = 0; // reset peripherals clocking
21 SYS_WDOG_WATCHDOG_CTRL_REG = 6; // reset watchdog controller
22 vB = CRG_TOP_PMU_CTRL_REG - 6; // clear COM_SLEEP [3]
23 do
24   ptr_sys_stat_reg = CRG_TOP_SYS_STAT_REG;
25   while ( (ptr_sys_stat_reg & 0x200) == 0 ); // spin until peripheral power domain is up [3] PD_PER
26   GPIO_P0_00_MODE_REG = 0x200; // open drain input
27   GPIO_P0_01_MODE_REG = 0x100; // push-pull, input pullup
28   GPIO_P0_02_MODE_REG = 0x200; // open drain input
29 WDOG_Feed_ff();
30 ptr_pmu_ctrl_reg = CRG_TOP_PMU_CTRL_REG;
31 CRG_TOP_PMU_CTRL_REG = ptr_pmu_ctrl_reg & 0xFFFFFFFF; // clear TIM_SLEEP timers sleep [2]
32 do
33   ptr_sys_stat_reg = CRG_TOP_SYS_STAT_REG;
34   while ( (ptr_sys_stat_reg & 0x200) == 0 ); // spin until the timer power domain is up
35   ptr_power_ctrl_reg = CRG_TOP_POWER_CTRL_REG;
36   CRG_TOP_POWER_CTRL_REG = ptr_power_ctrl_reg & 0xFFFFFFF;
37   CRG_TOP_POWER_CTRL_REG = CRG_TOP_PMU_CTRL_REG & 0xFFFFFFF7 | 0x400000;
38   ptr_pmu_ctrl_reg = CRG_TOP_PMU_CTRL_REG;
39   CRG_TOP_PMU_CTRL_REG = ptr_pmu_ctrl_reg & 0xFFFFFFF;
40 do
41   ptr_sys_stat_reg = CRG_TOP_SYS_STAT_REG;
42   while ( (ptr_sys_stat_reg & 0x8) == 0 );
43   UTPC_enable_clock_and_reset();
44   UTPC_Set_read_model();
45   UTPC_set_sw_manual_model();
46   QSPI_Clock_Start(); // start peripheral();
47   QSPI_Clock_Stop(); // stop peripheral();
48   QSPI_Clock_Setup(); // setup the qspi device
49   QSPI_Clock_Setup(); // setup the qspi device
50   QSPI_Clock_Setup(); // setup the qspi device
51   QSPI_Clock_Setup(); // setup the qspi device
52   QSPI_Clock_Setup(); // setup the qspi device
53   QSPI_Clock_Setup(); // setup the qspi device
54   QSPI_Clock_Setup(); // setup the qspi device
55   QSPI_Clock_Setup(); // setup the qspi device
56   QSPI_Clock_Setup(); // setup the qspi device
57   QSPI_Clock_Setup(); // setup the qspi device
58   QSPI_Clock_Setup(); // setup the qspi device
59   QSPI_Clock_Setup(); // setup the qspi device
60   QSPI_Clock_Setup(); // setup the qspi device
61   QSPI_Clock_Setup(); // setup the qspi device
62   QSPI_Clock_Setup(); // setup the qspi device
63   QSPI_Clock_Setup(); // setup the qspi device
64   QSPI_Clock_Setup(); // setup the qspi device
65   QSPI_Clock_Setup(); // setup the qspi device
66   QSPI_Clock_Setup(); // setup the qspi device
67   QSPI_Clock_Setup(); // setup the qspi device
68   QSPI_Clock_Setup(); // setup the qspi device
69   QSPI_Clock_Setup(); // setup the qspi device
70   QSPI_Clock_Setup(); // setup the qspi device
71   QSPI_Clock_Setup(); // setup the qspi device
72   QSPI_Clock_Setup(); // setup the qspi device
73   QSPI_Clock_Setup(); // setup the qspi device
74   QSPI_Clock_Setup(); // setup the qspi device
75   QSPI_Clock_Setup(); // setup the qspi device
76   QSPI_Clock_Setup(); // setup the qspi device
77   QSPI_Clock_Setup(); // setup the qspi device
78   QSPI_Clock_Setup(); // setup the qspi device
79   QSPI_Clock_Setup(); // setup the qspi device
80   QSPI_Clock_Setup(); // setup the qspi device
81   QSPI_Clock_Setup(); // setup the qspi device
82   QSPI_Clock_Setup(); // setup the qspi device
83   QSPI_Clock_Setup(); // setup the qspi device
84   QSPI_Clock_Setup(); // setup the qspi device
85   QSPI_Clock_Setup(); // setup the qspi device
86   QSPI_Clock_Setup(); // setup the qspi device
87   QSPI_Clock_Setup(); // setup the qspi device
88   QSPI_Clock_Setup(); // setup the qspi device
89   QSPI_Clock_Setup(); // setup the qspi device
90   QSPI_Clock_Setup(); // setup the qspi device
91   QSPI_Clock_Setup(); // setup the qspi device
92   QSPI_Clock_Setup(); // setup the qspi device
93   QSPI_Clock_Setup(); // setup the qspi device
94   QSPI_Clock_Setup(); // setup the qspi device
95   QSPI_Clock_Setup(); // setup the qspi device
96   QSPI_Clock_Setup(); // setup the qspi device
97   QSPI_Clock_Setup(); // setup the qspi device
98   QSPI_Clock_Setup(); // setup the qspi device
99   QSPI_Clock_Setup(); // setup the qspi device
100   QSPI_Clock_Setup(); // setup the qspi device
101   QSPI_Clock_Setup(); // setup the qspi device
102   QSPI_Clock_Setup(); // setup the qspi device
103   QSPI_Clock_Setup(); // setup the qspi device
104   QSPI_Clock_Setup(); // setup the qspi device
105   QSPI_Clock_Setup(); // setup the qspi device
106   QSPI_Clock_Setup(); // setup the qspi device
107   QSPI_Clock_Setup(); // setup the qspi device
108   QSPI_Clock_Setup(); // setup the qspi device
109   QSPI_Clock_Setup(); // setup the qspi device
110   QSPI_Clock_Setup(); // setup the qspi device
111   QSPI_Clock_Setup(); // setup the qspi device
112   QSPI_Clock_Setup(); // setup the qspi device
113   QSPI_Clock_Setup(); // setup the qspi device
114   QSPI_Clock_Setup(); // setup the qspi device
115   QSPI_Clock_Setup(); // setup the qspi device
116   QSPI_Clock_Setup(); // setup the qspi device
117   QSPI_Clock_Setup(); // setup the qspi device
118   QSPI_Clock_Setup(); // setup the qspi device
119   QSPI_Clock_Setup(); // setup the qspi device
120   QSPI_Clock_Setup(); // setup the qspi device
121   QSPI_Clock_Setup(); // setup the qspi device
122   QSPI_Clock_Setup(); // setup the qspi device
123   QSPI_Clock_Setup(); // setup the qspi device
124   QSPI_Clock_Setup(); // setup the qspi device
125   QSPI_Clock_Setup(); // setup the qspi device
126   QSPI_Clock_Setup(); // setup the qspi device
127   QSPI_Clock_Setup(); // setup the qspi device
128   QSPI_Clock_Setup(); // setup the qspi device
129   QSPI_Clock_Setup(); // setup the qspi device
130   QSPI_Clock_Setup(); // setup the qspi device
131   QSPI_Clock_Setup(); // setup the qspi device
132   QSPI_Clock_Setup(); // setup the qspi device
133   QSPI_Clock_Setup(); // setup the qspi device
134   QSPI_Clock_Setup(); // setup the qspi device
135   QSPI_Clock_Setup(); // setup the qspi device
136   QSPI_Clock_Setup(); // setup the qspi device
137   QSPI_Clock_Setup(); // setup the qspi device
138   Cache_Setup_qspI_cacheldmnd_2003C950(product_img_offsets);
139   write_to_system(dword_2003C950, product_img_offsets);
140   return RESET_to_REMAP_ADR_val(2u); // SW Reset to QSPI Flash
141 }
  
```

BUGS

Secureboot pain point - writable areas
Flash format defines these



Firmware Image

Image Identifier ("Qq") (2 bytes)
Size (4 Bytes in LE format)
CRC (4 Bytes in LE format)
Version String (16 Bytes)
Timestamp (4 bytes, seconds elapsed since epoch 1/1/1970)
IVT offset rel. to active FW image address (4 bytes LE format)

Security

Type Security Section (2 Bytes) 0xAA22
Length of Security Section (2 Bytes)
Index to ECC Key (1 Byte)
Index to Sym. Key (1 Byte)
NONCE (8 Bytes)
Type Signature Section (2 Bytes) 0xAA33
Length of Signature Section (2 Bytes)
Signature (TLV Format)



SIGNED

Type Device Administration Section (2 Bytes) 0xAA44
Length of Device Administration Section (2 Bytes)
Type Key revocation record (2 bytes) 0xAA55
Length of Key revocation record (2 Bytes)
KeyType (0xA1 = Sign key, 0xA2 = Decr. Key, 0xA3 = User Data Key)
Key Index (1 Byte)
:
KeyType (0xA1 = Sign key, 0xA2 = Decr. Key, 0xA3 = User Data Key)
Key Index (1 Byte)

| IVT |
| Executable |

ENCRYPTED