
## AIDAPALPLUG

## **Manual Analysis**


```
__fastcall UART_reset_and_configure_uart(int result)
int v1; // r3
                                                    // reset UART
UART_UART_SRR_REG = 7;
v1 = UART_UART_LCR_REG;
UART_UART_LCR_REG = v1 \mid 0 \times 80;
                                                    // set Divisor Latch Access Bit, required to set
                                                    // buad rate via DLL/DLH reg
                                                    // set the rate divisor fractional part - 0x1106
// set the low byte of divisor
UART_UART_DLF_REG = result;
UART_UART_RBR_THR_DLL_REG = BYTE1(result);
UART_UART_IER_DLH_REG = BYTE2(result);
                                                    // set the hibyte of the divisor
                                                    // datalen select b11 is 8bits
// setup read interrupt register
UART_UART_LCR_REG = 3;
UART_UART_IIR_FCR_REG = 7;
UART_UART_IER_DLH_REG = BYTE2(result) & 0xFE;
return result;
```

## **Aidapal Analysis**

```
This function configures various UART registers with the provided input value.
2 // It sets specific bits in the Software Reset Register, Line Control Register,
3 // Divisor Latch Fraction Register, Receive Buffer Register Threshold, Interrupt
4 // Enable Register, and Interrupt Identification Register/FIFO Control Register
    based on the input value.
6 int __fastcall configureUartRegisters_264c(int inputValue)
    int previousLcrValue; // r3
   UART_UART_SRR_REG = 7;
   previousLcrValue = UART_UART_LCR_REG;
   UART_UART_LCR_REG = previousLcrValue | 0x80;
   UART_UART_DLF_REG = inputValue;
   UART_UART_RBR_THR_DLL_REG = BYTE1(inputValue);
   UART_UART_IER_DLH_REG = BYTE2(inputValue);
   UART_UART_LCR_REG = 3;
   UART_UART_IIR_FCR_REG = 7;
   UART_UART_IER_DLH_REG = BYTE2(inputValue) & 0xFE;
   return inputValue;
```



## NAVIGATION SYSTEM



REN\_da1469x\_3v3\_DST\_20220421.pdf

