


廣東工業品化學品工商業檢查部



20  
km/h

# GORNY.TOOLS







MAYIGATTON SYSTRA

# bootrom


Initialization




Run Configuration Script



Execution Code



RENT and POST  
2021.04.29x3v3.pdf








```
39 sub_1544(v0);
40 v3 = CRG_TOP_PMU_CTRL_REG;
41 CRG_TOP_PMU_CTRL_REG = v3 & 0xFFFFFFFFFB;
42 do
43     v4 = CRG_TOP_SYS_STAT_REG;
44     while ( (v4 & 0x200) == 0 );
45     v5 = CRG_TOP_POWER_CTRL_REG;
46     CRG_TOP_POWER_CTRL_REG = v5 & 0xFF8FFFFF | 0x400000;
47     CRG_TOP_POWER_CTRL_REG = v5 & 0xFF8FFF7F | 0x400080;
48     v6 = CRG_TOP_PMU_CTRL_REG;
49     CRG_TOP_PMU_CTRL_REG = v6 & 0xFFFFFFF8;
50     do
51         v7 = CRG_TOP_SYS_STAT_REG;
52         while ( (v7 & 8) == 0 );
53         v8 = sub_1CAC(1);
54         v9 = sub_1DAC(v8);
55         v10 = sub_2052(v9);
56         sub_20B6(v10);
57         byte_2003C954 = 1;
58         dword_2003C958 = 0;
59         v11 = CRG_COM_CLK_COM_REG;
60         CRG_COM_CLK_COM_REG = v11 | 1;
61         v12 = UART_reset_and_configure_uart(0x1106); |
62         GPIO_P0_09_MODE_REG = 2;
63         GPIO_P0_08_MODE_REG = 1;
64         sub_1544(v12);
65         sub_228(&byte_2003C954);
66         v13 = CRG_TOP_CLK_CTRL_REG;
67         if ( (v13 & 0x4000) == 0 )
68         {
69             v14 = CRG_XTAL_XTAL32M_CTRL1_REG;
70             CRG_XTAL_XTAL32M_CTRL1_REG = v14 | 0x800000;
71 }
```





# NAVIGATION SYSTEM




sub\_15E8

UART\_reset\_and\_configure\_uart

```

39 sub_1544(v0);
40 v3 = CRG_TOP_PMU_CTRL_REG;
41 CRG_TOP_PMU_CTRL_REG = v3 & 0xFFFFFFFFFB;
42 do
43   v4 = CRG_TOP_SYS_STAT_REG;
44   while ( (v4 & 0x200) == 0 );
45   v5 = CRG_TOP_POWER_CTRL_REG;
46   CRG_TOP_POWER_CTRL_REG = v5 & 0xFF8FFFFF | 0x400000;
47   CRG_TOP_POWER_CTRL_REG = v5 & 0xFF8FFF7F | 0x400080;
48   v6 = CRG_TOP_PMU_CTRL_REG;
49   CRG_TOP_PMU_CTRL_REG = v6 & 0xFFFFFFF8;
50 do
51   v7 = CRG_TOP_SYS_STAT_REG;
52   while ( (v7 & 8) == 0 );
53   v8 = sub_1CAC(1);
54   v9 = sub_1DAC(v8);
55   v10 = sub_2052(v9);
56   sub_20B6(v10);
57   byte_2003C954 = 1;
58   dword_2003C958 = 0;
59   v11 = CRG_COM_CLK_COM_REG;
60   CRG_COM_CLK_COM_REG = v11 | 1;
61   v12 = UART_reset_and_configure_uart(0x1106);
62   GPIO_P0_09_MODE_REG = 2;
63   GPIO_P0_08_MODE_REG = 1;
64   sub_1544(v12);
65   sub_228(&byte_2003C954);
66   v13 = CRG_TOP_CLK_CTRL_REG;
67   if ( (v13 & 0x4000) == 0 )
68   {
69     v14 = CRG_XTAL_XTAL32M_CTRL1_REG;
70     CRG_XTAL_XTAL32M_CTRL1_REG = v14 | 0x800000;
71   }
  
```



```

19 CLK_Enable_XTAL32M();
20 CRG_TOP_CLK_AMBA_REG[8] = 0; // reset peripherals clocking
21 SYS_WDOG_WATCHDOG_CTRL_REG = 6; // reset watchdog controller
22 VR = CRG_TOP_PMU_CTRL_REG - 6; // clear COM_SLEEP [3]
23 do
24   ptr_sys_stat_reg = CRG_TOP_SYS_STAT_REG;
25   while ( (ptr_sys_stat_reg & 0x200) == 0 ); // spin until peripheral power domain is up [3] PD_PER
26   GPIO_P0_00_MODE_REG = 0x200; // open drain input
27   GPIO_P0_01_MODE_REG = 0x100; // push-pull, input pullup
28   GPIO_P0_02_MODE_REG = 0x200; // open drain input
29 WDOG_Feed_ff();
30 ptr_pmu_ctrl_reg = CRG_TOP_PMU_CTRL_REG;
31 CRG_TOP_PMU_CTRL_REG = ptr_pmu_ctrl_reg & 0xFFFFFFFFB; // clear TIM_SLEEP timers sleep [2]
32 do
33   ptr_sys_stat_reg = CRG_TOP_SYS_STAT_REG;
34   while ( (ptr_sys_stat_reg & 0x200) == 0 ); // spin until the timer power domain is up
35   ptr_power_ctrl_reg = CRG_TOP_POWER_CTRL_REG;
36   CRG_TOP_POWER_CTRL_REG = ptr_power_ctrl_reg & 0xFFFFFFF;
37   CRG_TOP_POWER_CTRL_REG = CRG_TOP_PMU_CTRL_REG & 0xFFFFFFF7F | 0x4000000;
38   ptr_pmu_ctrl_reg = CRG_TOP_PMU_CTRL_REG;
39   CRG_TOP_PMU_CTRL_REG = ptr_pmu_ctrl_reg & 0xFFFFFFF;
40 do
41   ptr_sys_stat_reg = CRG_TOP_SYS_STAT_REG;
42   while ( (ptr_sys_stat_reg & 0x8) == 0 );
43   UTPC_enable_clock_and_reset();
44   UTPC_Set_read_model();
45   UTPC_set_sw_manual_model();
46   QSPI_Clock_Start(); // start peripheral();
47   QSPI_Clock_Stop(); // stop peripheral();
48   QSPI_Clock_Setup(); // setup the qspi device
49   QSPI_Clock_Setup(); // setup the qspi device
50   word_dword_2003C958 = 0;
51   ptr_clk_com_reg = CRG_COM_CLK_COM_REG;
52   CRG_COM_CLK_COM_REG = ptr_clk_com_reg | 1; // enable UART clock
53   UART_reset_and_configure_uart(0x100); // reset and configure uart
54   GPIO_P0_00_MODE_REG = 2; // configure GPIO P0_00 function 0x2 - UART_tx
55   GPIO_P0_01_MODE_REG = 1; // configure GPIO P0_01 function 0x1 - Uart_rx
56   WDOG_Feed_ff();
57 ConfigurationScript_Read((struct_configuration_script_ptr *)&configuration_script); // read the configuration script from flash or qspi to address 0x2003C954
58 clk_ctrl_reg = CRG_TOP_CLK_CTRL_REG;
59 if ( (clk_ctrl_reg & 0x400) == 0 ) // check if we are using XTAL32M clock
60 {
61   ptr_xtal32_ctrl_reg = CRG_XTAL_XTAL32M_CTRL1_REG;
62   CRG_XTAL_XTAL32M_CTRL1_REG = ptr_xtal32_ctrl_reg | 0x800000; // Enable xtal (startup) or enable xtal block (software 0x8 ABLE control model - testing only, to enable xtal, use PDC.
63   BYTE1(xtal32m_ready_flag) = 0; // believe this is waiting for the xtal32m to become ready and settled
64   TIMER_CTRL_timer_mode_set_c00(0x14);
65   while ( (unsigned __int8)xtal32m_ready_flag != 1 );
66   TIMER_CTRL_timer_mode_set_c00(0x04);
67 do
68 {
69   ptr_xtal32_stat_reg = CRG_XTAL_XTAL32M_STAT1_REG;
70   if ( (ptr_xtal32_stat_reg & 0x200) != 0 )
71   {
72     ptr_xtal32_start_reg = CRG_XTAL_XTAL32M_STAT1_REG;
73     if ( (ptr_xtal32_start_reg & 0x400) != 0 )
74     {
75       break;
76     }
77   }
78   while ( (unsigned __int8)xtal32m_ready_flag != 1 );
79   if ( (unsigned __int8)xtal32m_ready_flag != 1 )
80   {
81     BYTE1(xtal32m_ready_flag) = 1;
82     TIMER_CTRL_enable_and_clear();
83     TIMER_CTRL_timer_mode_set_c00(0x0);
84     while ( (unsigned __int8)xtal32m_ready_flag != 1 );
85   }
86   ptr_xtal32_ctrl_reg = CRG_XTAL_XTAL32M_CTRL0_REG;
87   CRG_XTAL_XTAL32M_CTRL0_REG = ptr_xtal32_ctrl_reg | 0x40000000; // enable XTAL for the system PLL.
88 do
89 {
90   if ( _BYTE(configuration_script) ) // if we have a configuration script
91   {
92     WDOG_feed_ff();
93     ptr_sys_ctrl_reg = CRG_TOP_SYS_CTRL_REG;
94     CRG_TOP_SYS_CTRL_REG = ptr_sys_ctrl_reg | 0x80; // enable debugger
95     if ( BYTE1(xtal32m_ready_flag) )
96     {
97       CLK_Set_source_xtal32m();
98       get_fw_ack = UART_get_FW(int)&configuration_script;
99       CLK_Enable_XTAL32M();
100      if ( get_fw_ack )
101        RESET_to_REMAP_ADR_val(3u); // SW_Reset to RAM - boot uart fw
102    }
103    QSPI_Read_Product_Headers((struct_configuration_script_ptr *)&configuration_script, product_img_offsets);
104    while ( BYTE1(configuration_script) != 1 );
105    WDOG_Feed_ff();
106    if ( check_current_fw_addr_and_update_addr(product_img_offsets) // differing offsets mean we have an update, enter
107    {
108      if ( !SECUREBOOT_check_and_validate(
109        product_img_offsets[1],
110        (FM_ImgHeader *)word_dword_2003C958,
111        int product_img_offsets,
112        (struct_configuration_script_ptr *)&configuration_script ) ) // returns 1 if secure boot is not enabled
113      {
114        QSPI_process_product_update((struct_configuration_script_ptr *)&configuration_script, product_img_offsets);
115        WDOG_Pet_1c34();
116      }
117    }
118    // no update path
119    // this returns 0 from [8] offset check
120    // if ( !QSPI_data_value_str[8] )
121    //   return 0;
122  else if ( !SECUREBOOT_check_and_validate(
123    product_img_offsets[0],
124    (FM_ImgHeader *)word_dword_2003C958,
125    int product_img_offsets,
126    (struct_configuration_script_ptr *)&configuration_script ) ) // returns 1 if secure boot is not enabled
127  {
128    WDOG_Pet_1c34(); // we hit this
129  }
130  SECUREBOOT_CHECK_key_revocation(word_dword_2003C950);
131  sub_Mem((struct_configuration_script_ptr *)&configuration_script, product_img_offsets);
132  WDOG_Feed_ff();
133  if ( !SECUREBOOT_CHECK_setup_QSPI_CTR_195C(
134    (struct_configuration_script_ptr *)&configuration_script,
135    product_img_offsets ) )
136  {
137    WDOG_Pet_1c34();
138    QSPI_Setup();
139    Cache_Setup_qspi_cache_dword_2003C958, product_img_offsets);
140    write_to_system(word_dword_2003C958, product_img_offsets);
141    return RESET_to_REMAP_ADR_val(3u); // SW_Reset to QSPI Flash
142  }
143 }
  
```