
# LETTHEHWGUIDEYOU


#### **Datasheet Provides Addresses**

### **IDA Segments**

- Create manually/IDAPython
- SVD Loader (Edit>Plugins>SVD File Management)
  - SDK\_10.0.12.146.1/config/embsys/Dialog\_Semiconductor/DA1469x-00.xml



Resource	Start Address	End Address	Size (kB)	
WDOG	50000700	50000800	0,25	
Reserved				
XTAL32M_C	50010000	50010200	0,5	
TIMER	50010200	50010300	0,25	
TIMER2	50010300	50010400	0,25	
MAC_TIM	50010400	50010500	0,25	
Reserved				
UART	50020000	50020100	0,25	
UAR2	50020100	50020200	0,25	
UART3	50020200	50020300	0,25	
SPI	50020300	50020400	0,25	
SPI2	50020400	50020500	0,25	



## BACKWARDS IS FORWARD

### Register access defines functionality

```
UART:5002000C UART_UART_LCR_REG % 4
UART:5002000C
UART:5002000C

UART:5002000C

RW: Line Control Register
```

```
int __fastcall sub_264C(int result)
{
  int v1; // r3

UART_UART_SRR_REG = 7;
  v1 = UART_UART_LCR_REG;
  UART_UART_LCR_REG = v1 | 0x80;
  UART_UART_DLF_REG = (unsigned __int8)result;
  UART_UART_BRR_THR_DLL_REG = BYTE1(result);
  UART_UART_IER_DLH_REG = BYTE2(result);
  UART_UART_LCR_REG = 3;
  UART_UART_IIR_FCR_REG = 7;
  UART_UART_IER_DLH_REG = BYTE2(result) & 0xFE;
  return result;
}
```

```
int __fastcall UART_reset_and_configure_uart(int result)
  int v1; // r3
  UART_UART_SRR_REG = 7;
                                                 // reset UART
  v1 = UART_UART_LCR_REG;
  UART_UART_LCR_REG = v1 \mid 0 \times 80;
                                                 // set Divisor Latch Access Bit, required to set
                                                 // buad rate via DLL/DLH reg
                                                 // set the rate divisor fractional part - 0x1106
  UART_UART_DLF_REG = result;
                                                 // set the low byte of divisor
  UART_UART_RBR_THR_DLL_REG = BYTE1(result);
                                                 // set the hibyte of the divisor
  UART_UART_IER_DLH_REG = BYTE2(result);
                                                 // datalen select b11 is 8bits
  UART_UART_LCR_REG = 3;
  UART_UART_IIR_FCR_REG = 7;
                                                 // setup read interrupt register
  UART_UART_IER_DLH_REG = BYTE2(result) & 0xFE;
  return result;
```

**Function Folders** 

<b>Functions</b>			
Function name	Segment	Start	Length
<b></b> sub_258C	Code	0000258C	00000056
∫ sub_65F4	Code	000065F4	0000005A
f sub_BE2	Code	00000BE2	0000005C
<b>sub_264C</b>	Code	0000264C	0000005C
f sub_1F46	Code	00001F46	0000005C
f sub_2052	Code	00002052	00000064
sub_26AC		00000010	3A
<b></b> sub_417A	Create folder with items		;C
sub_2A9E	Reset natural order		šΕ
	Rename		0'
f sub 452C			0'

