

NATIONAL INSTITUTE OF TECHNOLOGY KARNATAKA,  
SURATHKAL

EC372

VLSI DESIGN LAB

---

# VLSI Lab Report

---

*Authors:*

Anirudh BH      16EC105

Manan Sharma    16EC118

April 17, 2019

# Contents

<b>1</b>	<b>Study of MOS Inverter with Resistive Load</b>	<b>2</b>
1.1	Objective . . . . .	2
1.2	Introduction . . . . .	2
1.3	Circuit Diagram . . . . .	2
1.4	Netlist . . . . .	2
1.5	Simulation Results, Analysis and Observations . . . . .	3
<b>2</b>	<b>CMOS Inverter Layout and Characterisation</b>	<b>13</b>
2.1	Aim . . . . .	13
2.2	Circuit Diagram . . . . .	13
2.3	Introduction . . . . .	13
2.4	Layout . . . . .	14
2.5	Extracted Netlist . . . . .	14
2.6	Analysis and Observation . . . . .	15

# 1 Study of MOS Inverter with Resistive Load

## 1.1 Objective

To study the:

1. Transfer Function
2. Noise Margin
3. Risetime and Fall time
4. Propagation Delay
5. Power and Energy consumed

with variation in  $R_L$  and  $W$  of the load resistor and pull-down transistor. Along with this, also calculate power and energy consumed for non ideal step input for resistive load inverter.

## 1.2 Introduction

Inverter is one that inverts the signal supplied at its input. If input is made high or logic level is 1, then the output has logic level 0 and vice-versa. A resistive load inverter is characterised by an resistive load between the pull down transistor and the voltage source. The output is taken at the junction of the load resistance and the pull down transistor. The pull-up circuit is constituted by the resistor and pull-down resistor by the NMOS. When the input is low, the NMOS is open circuited and the output capacitance is charged to  $V_{DD}$  through  $R_L$ .

## 1.3 Circuit Diagram




Figure 1: Circuit Diagram of Resistive Load Inverter

## 1.4 Netlist

```
* transistor and other circuit components definition
m0 out in 0 0 cmosn l=2.5u w=10u
```

```

r1 supply out 7k
c1 out meas 5n

* voltage source
vdd supply 0 dc 3.3
vin in 0 dc 3.3 pulse(0 3.3 0 0.1n 0.1n 0.5m 1m)
vcap meas 0 dc 0

```

## 1.5 Simulation Results, Analysis and Observations

Transfer characteristics were plotted for different values of  $R_L$  and different  $W$  and  $L$  values for the driver NMOS. The plots obtained were as follows:

The curves moving to the right imply that the threshold voltage is increasing and moving to the right. Figure(2) indicates that as  $R_L$  increases the voltage drop across it increases. This implies that the graph moves to the left as  $R_L$  increases.

Figure(3) indicates that as  $R_L$  increases the pull up resistance to the load increases. This results in the rise time increasing for an increase in  $R_L$ .

Figure(4) indicates that as  $R_L$  increases the peak current drawn by the capacitor decreases. Figure(5) indicates that the current drawn from  $V_{DD}$  is the same. Table 1 contains the changes in both DC and Transient parameters.

Resistance	5k $\Omega$	7k $\Omega$	10k $\Omega$
$V_{OH}$	3.3V	3.3V	3.3V
$V_{OL}$	0.347V	0.248V	0.173V
$V_{IL}$	0.661V	0.583V	0.528V
$V_{IH}$	1.768V	1.572V	1.39V
$NM_H$	1.532V	1.728V	1.91V
$NM_L$	0.314V	0.335V	0.355V
$t_{rise}$	51.83 $\mu s$	73.6 $\mu s$	0.109ms
$t_{fall}$	10 $\mu s$	9.935 $\mu s$	9.691 $\mu s$
$t_{PLH}$	17.9 $\mu s$	24.97 $\mu s$	34.6 $\mu s$
$t_{PHL}$	4.417 $\mu s$	4.43 $\mu s$	4.455 $\mu s$
$t_d$	11.15 $\mu s$	14.7 $\mu s$	19.52 $\mu s$
$P_{avg}$	1.01mW	0.762mW	0.561mW

Table 1: Effect of varying  $R_L$  on various DC and Transient Parameters




Figure 2: Transfer Characteristics Varying  $R_L$  (left to right: 10K, 7K, 5K)






Figure 3: Transient Response Varying  $R_L$  (left to right: 5K, 7K, 10K)

Figure 4: Capacitor Current Varying  $R_L$ Figure 5:  $I_{DS}$  on Varying  $R_L$ 

Figure(6) indicates that as  $W$  increases the voltage drop across the load  $R_L$  increases. This implies that the graph moves to the left as  $W$  increases.

Figure(7) indicates that as  $W$  increases the pull-down resistance to the ground decreases. This results in the rise time decreasing for an increase in  $W$ .

Figure(8) indicates that as  $W$  increases the peak current drawn by the capacitor increases.

Figure(9) indicates that the current drawn from  $V_{DD}$  is the same. Table 2 contains the changes in both DC and Transient parameters.

W	$5\mu$	$10\mu$	$20\mu$
$V_{OH}$	3.3V	3.3V	3.3V
$V_{OL}$	0.497V	0.248V	0.123V
$V_{IL}$	0.791V	0.58V	0.493V
$V_{IH}$	2V	1.57V	1.24V
$NM_H$	1.3V	1.73V	2.06V
$NM_L$	0.294V	0.332V	0.37V
$t_{rise}$	$75.21\mu s$	$73.64\mu s$	$72.45\mu s$
$t_{fall}$	$20.02\mu s$	$9.935\mu s$	$4.82\mu s$
$t_{PLH}$	$24.81\mu s$	$24.97\mu s$	$25.15\mu s$
$t_{PHL}$	$8.56\mu s$	$4.43\mu s$	$2.22\mu s$
$t_d$	$16.685\mu s$	$14.4\mu s$	$13.685\mu s$
$P_{avg}$	0.693mW	0.762mW	0.797mW

Table 2: Effect of varying W on various DC and Transient Parameters




Figure 6: Transfer Characteristics Varying W



Figure 7:  $I_{DS}$  on Varying W

Figure 8: Capacitor Current Varying W






Figure 9: Transient Response Varying W

Figure(10) indicates that as  $L$  increases, the current decreases and the voltage drop across the load  $R_L$  decreases. This implies that the graph moves to the right as  $L$  increases.

Figure(11) indicates that as  $L$  increases the pull-down resistance to the ground increases. This results in the rise time increasing for an increase in  $L$ .

Figure(13) indicates that the current drawn from  $V_{DD}$  is the same. Table 3 contains the changes in both DC and Transient parameters.

L	$1\mu$	$2.5\mu$	$10\mu$
$V_{OH}$	3.3V	3.3V	3.3V
$V_{OL}$	0.1V	0.248V	0.9V
$V_{IL}$	0.455V	0.583V	1.24V
$V_{IH}$	1.18V	1.57V	2.34V
$NM_H$	2.12V	1.73V	0.96V
$NM_L$	0.355V	0.335V	0.34V
$t_{rise}$	$74.31\mu s$	$73.64\mu s$	$78.28\mu s$
$t_{fall}$	$4.89\mu s$	$9.935\mu s$	$32.62\mu s$
$t_{PLH}$	$25.15\mu s$	$24.97\mu s$	$24.209\mu s$
$t_{PHL}$	$2.32\mu s$	$4.43\mu s$	$12.79\mu s$
$t_d$	$13.73\mu s$	$14.7\mu s$	$18.499\mu s$
$P_{avg}$	0.803mW	0.762mW	0.587mW

Table 3: Effect of varying  $L$  on various DC and Transient Parameters




Figure 10: Transfer Characteristics Varying L




Figure 11: Transient Response Varying L








Figure 12: Capacitor Current Varying L

Figure 13:  $I_{DS}$  on Varying L

On varying  $C_L$ , no variation in DC parameters ( $NM_H$ ,  $NM_L$ ) is observed, as they are independent of the load capacitance. Whereas for transient parameters, we observe that as  $C_L$  increases, the rise time and fall time increase, as a larger value of capacitance takes more time to charge and discharge. Table 4 contains the changes in both DC and Transient parameters.

$C_L$	0.1nF	20nF
$V_{OH}$	3.3V	3.3V
$V_{OL}$	0.2481V	0.2481V
$V_{IL}$	0.583V	0.583V
$V_{IH}$	1.57V	1.572V
$NM_H$	1.728V	1.728V
$NM_L$	0.3349V	0.3349V
$t_{rise}$	$1.55\mu s$	$0.302ms$
$t_{fall}$	$0.193\mu s$	$39.86\mu s$
$t_{PLH}$	$0.501\mu s$	$99.77\mu s$
$t_{PHL}$	$87.72ns$	$18.08\mu s$
$t_d$	$0.294\mu s$	$58.85\mu s$
$P_{avg}$	$0.702mW$	$0.8862mW$

Table 4: Effect of varying  $C_L$  on various DC and Transient ParametersFigure 14: Transient Response Varying  $C_L$

Figure 15:  $I_{DS}$  on Varying  $C_L$ Figure 16: Capacitor current on Varying  $C_L$

## 2 CMOS Inverter Layout and Characterisation

### 2.1 Aim

To learn layout, extract, LVS and characterization processes in the design flow with CMOS inverter as example, and to compute parametrs such as input capacitance, output capacitance, rise time and fall time for various loads.

### 2.2 Circuit Diagram




Figure 17: Circuit Diagram of CMOS Inverter

### 2.3 Introduction

Inverter is one that inverts the signal supplied at its input. If input is made high or logic level is 1, then the output has a logic level 0 and vice-versa. CMOS stands for Complementary Metal Oxide Semiconductor. CMOS is one of the various families in logic gate design in Digital VLSI. A major difference in this family is, there is both a pull-up network as well as the pull-down network and only one of the path is on at any given time. The output is taken at the junction of pull-up and pull-down network. When pull-up network constructed using PMOS is ON, output capacitor is charged by the supply and when pull-down network constructed using NMOS is ON, the capacitor initially charged now discharges through this path to ground.

## 2.4 Layout




Figure 18: Layout of CMOS Inverter

## 2.5 Extracted Netlist

```

M1000 out in Vdd Vdd cmosp w=6 l=2
+ ad=28 pd=22 as=28 ps=22
M1001 out in Gnd Gnd cmosn w=3 l=2
+ ad=19 pd=18 as=19 ps=18
C0 in Gnd 4.0fF
C1 out Gnd 2.07fF

```

## 2.6 Analysis and Observation

Area of the inverter cell = 504 microns

Input capacitance = 4fF

Output capacitance = 2.07fF

Sum of all nodal capacitances = 0.02540pF

The DC transfer characteristics is shown in Figure(19).




Figure 19: CMOS Inverter transfer characteristics




Figure 20: CMOS Inverter transient characteristics with various  $C_L$  (5nF, 20nF, 50nF)



$C_L$	5nF	20nF	50nF
$t_{rise}$	56.61 $\mu$ s	0.223ms	-
$t_{fall}$	26.64 $\mu$ s	0.107ms	0.25805ms
$t_{PLH}$	26.3 $\mu$ s	0.1045ms	0.2568ms
$t_{PHL}$	12.77 $\mu$ s	0.0109ms	0.1262ms
$t_d$	19.55 $\mu$ s	0.07781ms	0.191ms
$P_{avg}$	54.45 $\mu$ W	0.2173mW	0.449mW
$P_{dynamic}$	0.111mW	0.435mW	0.946mW
$V_{OH}$	3.3V		
$V_{OL}$	4.83nV		
$V_{IL}$	1.0034V		
$V_{IH}$	1.4996V		
$NM_H$	1.8003V		
$NM_L$	1.0034V		

Table 5: Effect of varying  $C_L$  on various DC and Transient Parameters