

Atri Bhattacharyya

Homepage: atrib.bitbucket.io
LinkedIn: [/atri-bhattacharyya](https://www.linkedin.com/in/atri-bhattacharyya)
atri.bhattacharyya@epfl.ch

Lausanne, Vaud
Switzerland

INTERESTS	Security at the HW/SW interface: security-focused ISA extensions, OS security, microarchitectural security. Datacenter architectures: tackling challenges in protection of the virtual memory abstraction	
EDUCATION	PhD candidate, Computer Science	'18 - Feb '24 (expected)
	Ecole Polytechnique Federale de Lausanne, Switzerland	
	MS in Computer Science	'16 - '18
	Ecole Polytechnique Federale de Lausanne, Switzerland	
	GPA: 5.73/6 (equivalent to 3.73/4)	
	BT in Electrical Eng. with major in Comp. Sc. and Eng.	'11 - '16
	Indian Institute of Technology Kanpur, India	
	GPA: 9.1/10 (equivalent to 3.64/4)	
INDUSTRY EXPERIENCE	Engineering Intern	Jun '22 - Aug '22
	Qualcomm, San Diego, US	
	Worked on analyzing configurations and investigating improvements for physical-address based on-chip access control for Qualcomm products.	
	Research Assistant	August '17 - Feb '18
	Oracle Labs, Zurich, Switzerland	
	Developed a DPDK -based multi-user capable userspace-networking framework in C capable of saturating 10Gbit/s interfaces with a single core while providing the benefits of in-kernel networking: isolation, flexibility and security.	
	<ul style="list-style-type: none">Integrated the framework with a network-processing bound DDoS detection pipeline to increase its maximum throughput by around 15x.	
	UnnaTI Embedded Software Intern	May '14 - July '14
	Texas Instruments, Bangalore, India	
	Developed a profiler for cycle-wise timing of C/assembly level instruction execution on an embedded platform to enable rapid profiling and benchmarking to:	
	<ul style="list-style-type: none">Augment and verify manual benchmarking results in less than 20% of the time.Benchmark, optimize TIs low-power MCU software and FreeRTOS on Cortex-M0+ processor. Achieved >50% improvement for certain OS benchmarks.	
RESEARCH	Secure and high-performance virtual memory compartmentalization	
	<i>SecureCells: A Secure Compartmentalized Architecture,</i>	<i>IEEE S&P'23.</i>
	<i>Rebooting Virtual Memory with Midgard</i>	<i>ISCA '21</i>
	SecureCells proposes a novel virtual memory architecture for high-performance hardware-enforced intra-address space isolation of compartments. SecureCells builds on Midgard and RISC-V, using virtual memory areas (VMAs) as the granularity of protection and translation. For SecureCells, we ported the full RISC-V software stack including an OS (seL4), the GNU compiler toolchain and benchmarks. We also created two implementations, modifying QEMU emulator and the RISC-V RocketChip FPGA .	
	<i>Skills:</i> C, RISC-V, QEMU, gcc, seL4, Linux	

Systematic data race protection for the kernel

Midas: Systematic Kernel TOCTTOU Protection

Usenix SEC'22

Midas is a **systematic and comprehensive protection mechanisms** for OS kernels to defend against Time-of-Check-to-Time-of-Use attacks. I **modified kernel APIs**, creating a multiversioning system for userspace data, assuring the kernel that user data accessed from a system call remains immutable and userspace is not blocked.

Skills: Linux kernel development, C

Speculative side-channel exploitation

SpecROP: Speculative Exploitation of ROP Chains

RAID'20

SMoTherSpectre: Exploiting speculative execution through port contention CCS'19

SMoTherSpectre presents a **speculative-execution attack** using port contention as a side-channel, enabling leakage of private key from OpenSSH server. SpecROP leverages **binary analysis** and improves attacks by speculatively chaining code gadgets leveraging the CPU's prediction structures, enabling previously impossible leakage scenarios.

Skills: Side-channel exploitation, binary analysis, CPU microarchitecture

Optimizing LSQ generation for High-Level Synthesis

Shrink It and Shred It! Minimize the Use of LSQs in Dataflow Designs

FPT'19

Developed an optimized load-store queue design for dynamically-scheduled elastic circuits for high-level synthesis, using an **LLVM analysis pass** to determine temporal-ordering between memory operations to reduce the estimated hardware cost for LSQs by as much as 93%.

Skills: LLVM, FPGA programming

SKILLS

Programming: C/C++, Java, L^AT_EX Python (>5000 LoC), Assembly(x86, ARMv6, RISC-V), VHDL, Shell(Bash) (>1000 LoC), Scala, Matlab.

Simulators: SimFlex, gem5

Software: QEMU, Linux kernel, LLVM, GNU compiler toolchain, seL4

ACHIEVEMENTS AND AWARDS

'23	Qualcomm Innovation Fellowship, Europe
'21, '22	Best TA Award, EPFL
'20	IBM Research Fellowship
'18	EPFL IC School Fellowship
'16	MS Research Scholarship, EPFL
'12 University level	Academic Excellence Award

TEACHING S=Spring F=Fall

Undergraduate	CS212	Systems Programming Project (S'19)
Undergraduate	CS323	Introduction to Operating Systems (F'19, F'20, F'21)
Graduate	CS412	Software Security (S'20, S'21)
Graduate	CS422	Database Systems (S'18)
Graduate	COM402	Internet Security and Privacy (F'22, F'23)

TALKS

IEEE S&P '23	SecureCells: A Secure Compartmentalized Architecture
Usenix Security '22	Midas: Systematic Kernel TOCTTOU Protection
CCS '19	SMoTherSpectre: Exploiting spec. exec. through port contention

SERVICE

Reviewer	ACM Computing Surveys (CSUR)
Reviewer	ACM Transactions on Computers