### EE 156: Advanced Topics in Computer Architecture

Spring 2022 Tufts University

Guest Lecturer: Cesar Gomes

Lecture 2B: Cache Eviction Addendum (LRU, pLRU and RRIP)

### Unit 1: The Memory Hierarchy

Unit 1: The Memory Hierarchy (3-4 weeks)

- Introduction and Performance Metrics [Chapter 1]
- Review of Basic Caches and Set Associativity [Appendix B]
   Advanced Cache Optimization Techniques and Replacement policies

- Textbook Reading: Appendix B


### The Problem with Set Associative Caches

Program access patterns don't always fit within sets

More cache levels "filter" locality and make insertion/promotion/eviction a more difficult problem

Larger caches are expensive from a chip-area and power perspective, so complex/inefficient policies are often pushed aside

Solution: Better replacement policies



### Common: Least Recently Used Policy Logical Representation: Set N-1 Replace M-1 (LR • Maintains Reuse Stack to facilitate set-wise replacement M-1 (LRU) Real implementations keep a value with each cache line which is updated on each access to that set M-1 0 0 (MRU) LRU Ways Closer to Most Recently Used (MRU) Position indicates frequent reuse Closer to Least Recently Used (LRU) Position indicates infrequent reuse Position "Real" Representation: Set 0 1 2 M-1 Ways 1 LR 0 ...

### LRU Problems

Assume cache is size 256kB and 8-way set associative

- How many bits does LRU take?
- What percentage of bits are used for LRU?
- What about the logic to implement LRU?
- Trade-off: Does not scale well with higher associativity or capacity since each cache line requires a unique stack position
- Short-coming: does not work well in larger caches closer to main memory since locality filters out applicable reuse patterns; promotions and evictions move non-accessed data closer to LRU without knowledge of the respective reuse

EE194/Comp140 Mark Hempstead

Approximate: Pseudo Least Recently Used Policy

Approximates LRU Reuse Stack with binary tree to facilitate set-wise replacement logic to represent the "tree," victim selection

Each node below the "roof" (top) node contains a "subtree" of each time, and another or tree of each lines.

Follow the path down the "tree" to find the "LRU" each lice of indicates movement to the lift child node.

Pointer value of I indicates movement to the lift child node.


Promotion is done by changing node values that they all point away from the related subtree.

### PLRU Problems

- How many bits does PLRU take?
- What percentage of bits are used for PLRU?
- What about the logic to implement PLRU?
- Trade-off: trades chip area for performance given that it only approximates LRU and can have false victim selection
- Short-coming: is still LRU, just has some errors introduced

### Advanced: Re-Reference Interval Policy

- Approximates the reuse stack with a re-reference prediction value (RRPV)
- RRPV
   Near-Immediate: Predicted to be reused soon
   Long: Predicted to be reused longer than it will exist in cache
   Distant: Predicted to be reused too far in the future to be useful soon
- Encodes reuse, or the probability that a line is used again
- Adds and decouples frequency, or the number of times a line is used




"Real" Representation: Set 0 1 2 ... M-1 Ways N D N ...

### **RRIP Problems**

- How many bits does RRIP take?
- What percentage of bits are used for RRIP?
- What about the logic to implement RRIP?
- Trade-off: Less state and better performance than LRU; decouples line promotion so other blocks are not effected by individual data reuse
- Short-coming: Patterns fair better with RRIP, but still assumes static insertion, or insertion of line at the same RRPV

## RRIP & Cache Relevant Metadata State int NEARIMM = 0; int LONG = 1; int DISTANT = 2; int ASSOC = 8; Cache Line Structure Tag Data Repl Way



# RRIP Line Management Policy - Eviction On any given access, if a requested cache line is not found in the cache ("miss"), the RRIP replacement algorithm checks the RRPV of each cache line in search of one with a "distant" re-reference prediction. If one is not found, all RRPVs in the set are incremented by 1. This cycle continues until a line with RRPV that represents a "distant" re-reference prediction is found.

### RRIP Line Management Policy - Insertion On an access that results in a miss, new data is placed in a cache line in the following way: void RRIPInsertion(int64 tag, int64 data, int set, int way) { cache[set][way].TAG = tag; cache[set][way].DATA = data; cache[set][way].VALID = 1; cache[set][way].RRPV = LONG; }

### RRIP Line Management Policy - Insertion

- On an access that results in a miss, new data is placed in a cache line that is predicted to have "distant" reuse-distance (RRPV = 2).
- The RRPV of said cache line is set to reflect a "long" reusedistance prediction (RRPV = 1)

Before Line Inser	tion		
0x4 2 2	Oxf • 2	0x5 @ 1	OxA 0 2
After Line Inserti	on		
0xD 87 1	Oxf * 2	0x5 @ 1	OxA 0 2

E194/Comp140 Mark Hempstead

### On any given access, if a requested cache line is found in the cache ("hit") the cache line RRPV is updated in the following manner: void RRIPPromotion(int set, int way) { cache[set][way].RRPV= NEARIMM; }

RRIP Line Management Policy - Promotion	
On any given access, if a requested cache line is found in the cache Before Line Promotion	
(61 : 00) d	
updated to reflect a near-immediate reuse-distance prediction (RRPV =	
0). After Line Promotion	-
0.0 87 1 0.f * 2 0.5 @ 0 0.A 0 2	
EE194/Comp140 Mark Hempstead 16	
Summary	
<ul> <li>Set associative caches need better replacement algorithms to better handle diverse access patterns</li> </ul>	_
LRU alone does a poor job of this by coupling reuse of a single block	
to reuse of every block in a set	
<ul> <li>PLRU is the same as LRU but with errors introduced</li> </ul>	
<ul> <li>RRIP decouples line dependency, reduces overhead, encodes reuse and frequency, and improves performance</li> </ul>	
• Is there more to it? Let's discuss this in the paper reading!	
EE194/Compl40 Mark Hempstead 17	
EELSPY CAMIPLE OF ON A PREIMPRICOU LY	
Appendix	
	-
EE194/Comp140 Mark Hempstead 18	

<ul> <li>Reuse is abstractly if something comes into cache, would it be used again?</li> <li>Frequency is abstractly how often it would be reused</li> </ul>	
Depends on how/how often other lines are reused/evicted	
<ul> <li>Why do we care a/b reuse? Approx. very large/fast memory</li> <li>What are the touch points?</li> <li>Approx. very large/fast memory</li> </ul>	
<ul> <li>Point of replacement is to prioritize</li> <li>Abstract reuse and frequency</li> </ul>	
In intel caches     Benefits in on chip space and performance	
EE194/Comp140 Mark Hempstead 19	
RRIP vs LRU	
Tag Data Repl	_
EEESA/Comp340 Mark Hempsteed 20	J
	_
DDID ve I DI I	
RRIP vs LRU  • Study access patterns and resulting HR	
Discuss reasons policies act accordingly     Discuss trade-offs	
2.35633 6666 573	
EI394/Comp140 Mark Hempotesd 23	
<u> </u>	

Accesses Patterns	
7 locesses i diterris	
a b c d w x y z a b c d w x y z a b c d w x y z z b c d w x y z a b c d w x y z	
a b w x c y d z a b w x c y d z a b w x c y d z a b w x c y d z	
a w b x c y d z a w b x c y d z a w b x c y d z a w b x c y d z	
a b w x c d y z a b w x c d y z a b w x c d y z a b w x c d y z	
a b c d a b c d a b w c d x a b y c d z a b c x d a b y c d a z	
EE194/Comp140 Mark Hempstead	22