EE 156: Advanced Topics in Computer Architecture

Spring 2023 Tufts University

Instructor: Prof. Mark Hempstead mark@ece.tufts.edu

Lecture 10: Secure Archiectures and Meltdown/Spectre solutions (InvisiFence)

EE156/CS140 Mark Hempstead

Outline

Unit 3: Security from the Hardware/Systems Perspective (2 weeks)

- Security Principles [SLCA: R. Lee]
- Secure Architectures and Secure Memory
- Side-Channels and Examples
 - Rowhammer
 - EM (Eddie)
- Hardware Security and Side-Channel Attacks
 - Spectre and Meltdown
 - Mitigations

EE156/CS140 Mark Hempstead

2

Security References

- At least in Computer Architecture the field is relatively new and moving quickly. It's not really covered in your textbook
 - Spectre and Meltdown were published Jan 2018
 - Side channel attacks have gained prevalence over the last few years: Timing, Rowhammer, RF/EM, Power and Thermal
- Useful References:
 - Ruby B. Lee Security Basics for Computer Architects Synthesis Lectures on Computer Architecture September 2013 (https://doi.org/10.2200/S00512ED1V01Y201305CAC025)
 - Prof. Simha Sethumadhavan: http://www.cs.columbia.edu/~simha/
 - Prof. Srini Devadas: https://people.csail.mit.edu/devadas/

EE156/CS140 Mark Hempstead

3

•		
•		
•		
•		
•		

Caveats

- · This unit will not cover all aspects of security
 - Network Security and Intrusion Detection
 - $\ Cryptography$
 - Software exploits (buffer overflow etc..)
- We will cover basic principles found in other aspects of security but take a hardware view
 - Hardware can help security by providing trust and hardware support for security (encryption, authentication and security levels)
 - Hardware can be exploited through physical access and physical side channels

EE156/CS140 Mark Hempstead

Secure Architectures

Principles of Secure Processor Architecture Design



Slides and information available at:

http://caslab.csl.yale.edu/tutorials/hpca2019/

Tutorist on Principles of Secure Processor Architecture George, © Johan Szefer (ser. HPCA 2019)

Brief History of Secure Processor Architectures



Starting in late 1990s or early 2000s, academics have shown increased interest in secure processor


XOM (2000), AEGIS (2003), Secret-Protecting (2005), Bastion (2010), NoHype (2010), HyperWall (2012), CHERI (2014), Sanctum (2016), Keystone (about 2017), MI6 (2018)


Commercial processor architectures have also included security features:


LPAR in IBM mainframes (1970s), Security Processor Vault in Cell Broadband Engine (2000s), ARM TrustZone (2000s), Intel TXT & TPM module (2000s), Intel SGX (mid 2010s), AMD SEV (late 2010s)


Tytorial on Principles of Secure Processor Architecture Desig D. Jakob Stanfor Law (MPCA, 2016)


EE156/CS140 Mark Hempstead


























Trusted Execution Environments and TCB The goal of Trusted Execution Environments (TEEs) is to provide protections for a piece of code and data from a range of software and hardware attacks. Multiple mutually-untrusting pieces of protected code can run on a system at the same time The Trusted Computing Base (TCB) is the set of hardware and software that is responsible for realizing the TEE: TEE is created by a set of all the components in the TCB TCB is trusted to correctly implement the protections Vulnerability or successful attack on TCB nullifies TEE protections


EE156/CS140 Mark Hempstead


16



































InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy Mengjia Yan†, Jiho Choi†, Dimitrios Skarlatos, Adam Morrison*, Christopher W. Fletcher, and Josep Torrellas University of Illinois at Urbana-Champaign *Tel Aviv University †Authors contributed equally to this work.

Motivation: Speculative **Execution Attacks**

31

32

- Hardware speculative execution of surface for covert and side channels Hardware speculative execution offers a big attack
- Speculative execution attacks exploit the side effects of instructions on incorrect speculative Compilers and programmers can
- It is crucial to fix this vulnerability efficiently

MICRO'18

InvisiSpec: Making Speculative Execution Invisible in the Cache

Speculative Execution Attacks

· An example of Spectre Variant 1 (array bound checking attack).

Attack to read arbitrary memory: 1: **if** (x < array1_size) { \sim al = array1[x] 3: ld array2 4: }

1) Train branch predictor

- 2) Trigger branch misprediction
- 3) Side channel

MICRO'18

InvisiSpec: Making Speculative Execution Invisible in the Cache

Generalization of Speculative **Execution Attacks**

- Transient instructions: speculatively-executed instructions that are destined to be squashed.
- Speculative execution attack exploits side effects of transient instructions.

1: **if** (x < array1_size) { val = array1[x] ld array2[val]

Attack	Sources of Transient Instructions	
Spectre	Control-flow misprediction	
Meltdown	Virtual memory exception	
L1 Terminal Fault		
Speculative Store Bypass	Address alias between a load and an earlier store	


InvisiSpec: Making Speculative Execution Invisible in the Cache

1	


Futuristic Speculative Attack Model Futuristic speculative attack model An attacker can exploit any speculative load (load not at the head of ROB). It includes all existing attacks and future speculative execution attacks Attack Model Sources of Transient Instructions Various events, such as: Exceptions Control-flow mispredictions Address dias between a load and an earlier store Address dias between two loads Memory consistency model violations Interrupts


N


34





Execution Invisible in the Cache




















	Conclusion	44
mechanis in the cac	c is the first comprehensive dom against speculative execution the hierarchy shed the code of our architectus: https://github.com/mjyan0720/Invis	on attacks
MICRO'18	InvisiSpec: Making Speculative Execution Invisible in the Cache	44