EE 156: Advanced Topics in Computer Architecture

Spring 2023 Tufts University

Instructor: Prof. Mark Hempstead <u>mark@ece.tufts.edu</u>

Lecture 7: Branch Prediction and Advanced Branch Prediction

EE156/CS140 Mark Hempstead

Outline

Unit 2: Microarchitecture and the Pipeline (3 weeks)

- Instructions Introducing the RISC-V ISAs
- Basic Pipelining Review [Appendices A, C and K]
- Hardware instruction-level parallelism (ILP) and Tomosulo's algorithm [Ch 3]
- · Advanced Branch Prediction

EE156/CS140 Mark Hempstead

 We looked at two strategies for speeding up branches; assume-taken and assume-not-taken. Neither worked well.

Branch prediction

- Now we'll look at branch prediction.
 - Hardware guesses branch outcome
 - Start fetching from guessed address
 - Flush the pipe on a mis-predict.

FF156/CS140 Mark Hempsteau

People branch-predict too

- Buy an engagement ring, predicting a "yes" answer
 - If you guessed wrong, then throw away the ring?
- Pick which way to drive to work based on what the traffic was like yesterday
 - If today's backups are different, then make excuses when you get to work

EE156/CS140 Mark Hempstead


Branch prediction is hard


- Making predictions is hard, especially when they're about things that haven't happened yet.
 - Yogi Berra
- Corollary: branch prediction is hard


EE156/CS140 Mark Hempstead

Branch Prediction Performance


- · Parameters
 - Branch: 20%, load: 20%, store: 10%, other: 50%
 - 75% of branches are taken
- · Dynamic branch prediction
 - Branches predicted with 95% accuracy
 - CPI = 1 + 20% * 5% * 2 = 1.02
 - What is the CPI without branch prediction? (assume a cost of 2 cycles to resolve a taken branch and that 50 of branches are taken)
 - CPI = 1 + 20% * 50% * 2 = 1.2







Branch History Table (BHT): simplest direction predictor - PC indexes table of bits (0 = N, 1 = T), no tags - Predicts the branch to go same way it went last time - Problem: inner loop branch below for (i=0;i<1:00;i++) for (j=0;j<3;j++) // whatever - It will be wrong twice per inner loop; once each at the beginning and the end. - Branch predictor "changes its mind too quickly" EE156/CS140 Mark Hempstead





Branch History Table	e (BHT)
Branch history table (BHT): simplest direction predictor PC indexes table of bits (0 = N, 1 = T), no tags Predicts the branch to go same way it went last time Problem: inner loop branch below for (i=0;i<100;i++) for (j=0;j<3;j++) // whatever It will be wrong twice per inner loop; once each at the beginning and the end. Branch predictor "changes its mind too quickly"	Per O O O O O O O O O
EE156/CS140 Mark Hempstead	12 12

Branch History Table	e (BHT)
• Branch history table (BHT): simplest direction predictor - PC indexes table of bits (0 = N, 1 = T), no tags - Predicts the branch to go same way it went last time - Problem: inner loop branch below for (i=0;i<100;i++) for (j=0;j<3;i++) // whatever - It will be wrong twice per inner loop; once each at the beginning and the end. - Branch predictor "changes its mind too quickly"	N
EE156/CS140 Mark Hempstead	14


Branch History Table	e (BHT)
• Branch history table (BHT): simplest direction predictor - PC indexes table of bits (0 = N, 1 = T), no tags - Predicts the branch to go same way it went last time - Problem: inner loop branch below for (i=0;i<100;i++) for (j=0;j<3;j++) // whatever - It will be wrong twice per inner loop; once each at the beginning and the end. - Branch predictor "changes its mind too quickly"	Proceedings Proceedings
EE156/CS140 Mark Hempstead	15


Two-Bit Saturating Counters (2bc) • Two-bit saturating counters (2bc) [Smith 1981] — Replace each single-bit predictor with • (0,1,2,3) = (N,n,t,T) — Adds "hysteresis" • Force predictor to mis-predict twice before "changing its mind" — One mispredict each loop execution (rather than two) + Improves our inner-loop problem. EEI56/CS140 Mark Hempstead Two-Bit Saturating Counters Result? Result?






Two-Bit Saturating Counters (2bc) Two-bit saturating counters (2bc) [Smith 1981] Replace each single-bit predictor with (0,1,2,3) = (N,n,t,T) Adds "hysteresis" Force predictor to mis-predict twice before "changing its mind" One mispredict each loop execution (rather than two) + Improves our inner-loop problem. | Twong | T wrong | T correct | T wrong | T vorcet | T vorcet | T vorcet | T vorcet |





Two-Bit Saturating Counters (2bc) • Two-bit saturating counters (2bc) Result? [Smith 1981] 1 N 2 n 3 t 4 T 5 t 6 T 7 T 8 T 9 t - Replace each single-bit predictor with T Correct • (0,1,2,3) = (N,n,t,T)- Adds "hysteresis" T Correct T Correct T T Force predictor to mis-predict twice before "changing its mind" T Correct - One mispredict each loop execution N Wrong T Correct T Correct T Correct (rather than two) + Improves our inner-loop problem. EE156/CS140 Mark Hempstead



Intuition on how well this works

- Simple predictors work well:
 - on branches that repeat the same behavior in streaks.
 - They work better when the streaks are longer
- They don't work well:
 - for random or data-dependent branches.
 - Data dependence can be common in some applications, but it's evil for branch prediction.

Branch Target Buffer (BTB)

- It's little use predicting taken/not early in ID if you don't know the target address until late in EX.

 So we record the past branch targets in a hardware structure Branch target buffer (BTB):

 "Last time the branch X was taken, it went to address Y"
 "So, in the future, if address X is fetched, fetch address Y next"
- Works well because most control insns use direct targets
- Target encoded in insn itself → same "taken" target every time
- What about indirect targets?
 - Target held in a register → can be different each time Two indirect call idioms

 - - Dynamically linked functions (DLLs): target always the same
 Dynamically dispatched (virtual) functions: hard but uncommon
 - Also two indirect unconditional jump idioms

 Switches: hard but uncommon

 Function returns: hard and common but...

EE156/CS140 Mark Hempstead

25

Implementation


- A small RAM: address = PC, data = target-PC
- · Access at Fetch in parallel with instruction memory predicted-target = BTB[hash(PC)]
- Updated whenever target != predicted-target BTB[hash(PC)] = correct-target
- Very similar to BHT, but it's a full address width and not just one taken/not bit.
- Aliasing? No problem, this is only a prediction



EE156/CS140 Mark Hempstead

26

Return Address Stack (RAS)



- Return address stack (RAS)

 - Call instruction? RAS[TopOfStack++] = PC+4
 Return instruction? Predicted-target = RAS[--TopOfStack]
 Q: how can you tell if an insn is a call/return before decoding it?
 Accessing RAS on every instruction would waste power

 - Answer:

 another predictor (or put them in BTB marked as "return")

 Or, pre-decode bits in insn mem, written when first executed

٥	

Putting It All Together • BTB & branch direction predictor during fetch predicted target ken/not-taken • If branch prediction correct, then no penalty for branches! EE156/CS140 Mark Hempstead

Branch Prediction Performance

- Dynamic branch prediction
 20% of instruction branches
- 20% of instruction branches
 Simple predictor: branches predicted with 75% accuracy
 CPI = 1 + (20% * 25% * 2) = 1.1
 More advanced predictor: 95% accuracy
 CPI = 1 + (20% * 5% * 2) = 1.02
 Branch mis-predictions still a big problem though
 Pipclines are long: typical mis-prediction penalty is 10+ cycles
 For cores that do more per cycle, predictions most costly (later)
 Many other methods for building a better branch
- Many other methods for building a better branch predictor including correlating predictors, global history tables(Chapter 3)

EE156/CS140 Mark Hempstead

ADVANCED BRANCH PREDICTION (3.3)

Many more effective and complex branch prediction techniques exist

- Correlating branch predictors (sec 3.3)
 - Gshare correlating predictor (paper and lab)
- Tournament predictors (sec 3.3)
- Tagged Hybrid predictors (sec 3.3)
- Core i7 branch predictors (sec 3.3)
- · Predictors base on machine learning
 - Perceptron branch prediction (see paper)

EE156/CS140 Mark Hempstead

32

Correlating Predictors

- 2-bit scheme only looks at branch's *own* history to predict its behavior
- What if we use other branches to predict it as well?

if (aa=2) aa=0;
if (bb=2) bb=0; // Branch #1
if (ba=2) bb=0; // Branch #2

• Does branch #3 depends on outcome of #1 and #2?

- - Yes. If #1 & #2 are both taken, then #3 will not be taken.
 - Sometimes the past can predict the future with certainty!
 - This is called "global history."

ECEC 621 Mark Hempstead

Another example of global history

- · Consider our inner loop again
 - The branch pattern is (T,T,T,N) repeating
- Consider the following global rule:
 - If the last branches were "T,T,T" then predict not taken
 - Else predict taken.
 - Works perfectly the trick is having the predictor figure out that rule.
- Let's make a predictor that looks at both the history at this branch, as well as recent outcomes of all branches (including this one).

EE156/CS140 Mark Hempstead

34


Branch History Register

- · Simple shift register
 - Shift in branch outcomes as they occur
 - − 1 => branch was taken
 - 0 => branch was not-taken
 - k-bit BHR \Rightarrow 2^k patterns
 - Now we know the outcome of the last *k* branches.
 - Use these patterns to address into the Pattern History Table.
 Effectively the PHT is a separate BHT for each global pattern.

ECEC 621 Mark Hempstead

35

Generic Adaptive Branch Prediction (Correlating Predictor)




- Two-level BP requires two main components
 - Branch history register (BHR): recent outcomes of branches (last k branches encountered)
- Pattern History Table (PHT):
 branch behavior for recent
 occurrences of the specific pattern
 of these k branches
 - In effect, we concatenate BHR with Branch PC bits
 - We've drawn a (2,2) predictor


Pattern History Table


- · Has 2k entries
- Usually uses a 2-bit counter for the prediction
- BHR is used to address the PHT. I.e., a (k,2) PHT is an array of 2^k BHTs, each of which has a 2-bit counter.


ECEC 621 Mark Hempstead


37




























(2,1) correlated	1	Pr	•	ec	li	C	tc	1	•		
 Correlated (two-level) 									P	_	
predictor [Patt 1991]	Time	BHR		NN	PF NT	IT TN	тт		ediction	Dutcome	Result?
 Exploits observation that branch outcomes are correlated 	1 2	NN NT		N T	N N	N N	N N		N N	T	Wrong
 Maintains separate prediction per (PC, BHR) pairs 	3	TT		T T	T	N N	N T		N T	T	Wrong
Branch history register (BHR): recent branch outcomes	5	TN NT		T T	T T	N T	N N	_	N T	 T T	Wrong Correct
 Simple working example: assume program has one branch 	7 8	TT TT		T T	T	T T	N T		N T	T N	Wrong Wrong
 BHT: one 1-bit DIRP entry BHT+2BHR: 2² = 4 1-bit DIRP 	9	TN NT		T	T	Ě	N N		T T	T	Correct Correct
• BH1+2BHR: 2- = 4 1-bit DIRP entries	11 12	TT	H	T	T	T	N				48



























(3,1) correlated predictor														
	. 1	_				PF	łΤ				i	1	Outc	
With 3 bits of	Time	BHR	NNN	NNT	NTN	NTT	TNN	TNT	TTN	тт) modifican	Outcome	Result?
history, the history is now	1	NNN	N	N	N	N	N	N	N	N	1	V	T	Wrong
enough to fully	2	NNT	Т	N	N	N	N	N	N	N	1	V	T	Wrong
predict the	3	NTT	Т	Т	N	N	N	N	N	N	1	V	T	Wrong
branch result.	4	TTT	Т	Т	N	Т	N	N	N	N	1	ī	N	Correct
Any column	5	TTN	Т	T	N	Т	N	N	N	N	TŢ	V	T	Wrong
has only one	6	TNT	Т	Т	N	Т	N	N	Т	N	1	V	T	Wrong
grey square;	7	NTT	Т	Т	N	Т	N	Т	Т	N	Ŀ	Г	T	Correct
once we train	8	TTT	Т	Т	N	Т	N	Т	Т	N		Ī	N	Correct
the predictor	9	TTN	Т	Т	N	Т	N	Т	Т	N	ΓĒ	rΙ	T	Correct
for a given	10	TNT	Т	Т	N	Т	N	Т	Т	N	ŀ	Г	T	Correct
history it never	11	NTT	Т	Т	N	Т	N	Т	Т	N	ŀ	Г	T	Correct
makes another mistake.	12	TTT	Т	Т	N	Т	N	Т	Т	N]	ī	N	Correct

Hardware Costs of 2-level predictions

- (m,n) predictor → m-bits of global history, n-bit predictor
- 2^m*n*Number of prediction entries
- Say you have m-bits of history (m=2)
- n-bits of predictor per entries (n=2)


(2,2) predictor with 1K prediction entries $2^{2}*2*1024 = 8$ K-bits

ECEC 621 Mark Hempstead



Hybrid Branch Predictors

- Tournament predictors: Adaptively combine local and global predictors
- Different schemes work better for different branches




Tagged Hybrid Predictors


- Need methods that combine multiple predictors and then evaluate if the prediction is likely to be associated with the branch.
- This association can depend on branch histories of varying length.
- According to the textbook it is believed that Intel and others are employing this predictor style in their microprocessors. Though it has not been disclosed publically.

ī							
	EE1	56/0	\$140	M	ark l	Hemn	etaad

Tagged Hybrid Predictors

- Need to have predictor for each branch and history
 - Problem: this implies huge tables
 - Solution:
 - Use hash tables, whose hash value is based on branch address and branch history
 - Longer histories may lead to increased chance of hash collision, so use multiple tables with increasingly shorter histories





Other Branch Predictors · There are many branch predictors developed over the years. · We will read: - Perceptron Branch Predictor • We will implement - gshare

Branch prediction costs

EE156/CS140 Mark Hempstead

- The BTB and BHT are big arrays that run every single cycle.
 - They are on critical paths, and thus must run fast.
 - They can be big power hogs.
 - They will never work well if there are data-dependent branches.
 - For long pipes at high frequencies, a good branch prediction is very necessary.
 - For shorter pipes (where the mis-predict penalty is less severe), you can get away with a less elaborate predictor (e.g., smaller arrays).

EE156/CS140 Mark Hempstead

68

More costs

- "When you come to a fork in the road, take it"
 - Yogi Berra
- The central idea of branch prediction is that doing nothing is bad.
 - Don't stall. Instead, speculatively execute a (hopefully pretty good) prediction
 But executing instructions takes energy, and if you have to flush
 - them then the energy was wasted.
- Unless you're predictors are always right, then branch prediction + speculative execution always wastes energy in flushed instructions.
- Nonetheless, the tradeoff is usually a good one.