Advanced Topics in Computer Architecture

Spring 2023 Tufts University

Instructor: Prof. Mark Hempstead

Lecture 11: Intro to Power-Aware Computing; Power

Models and Metrics

EE156/CS140 Mark Hempstead

- "Computer Architecture: A Quantitative Approach," Fire Edition, John L. Hennessy and David A. Patterson, ISB 978-0-12-383872-8
- Two Additional References:
 - "Computer Architecture Techniques for Power-Efficiency"
 - By Stefanos Kaxiras, Margaret Martonosi, 2010
 "Power-Efficient Computer Architectures: Recent
 - Advances"
 By Magnus Själander, Margaret Martonosi, Stefanos Kaxiras, Dec 2014
 - Part of the Synthesis Lectures on Computer Architecture Series. Available free from the Library (3 concurrent users).


Research papers (will be available on the web)

TRENDS IN MICROPROCESSOR POWER **CONSUMPTION**

Moore's Law


- Gordon Moore's Original observation from 1965 has held consistently since then
- However recently challenges to Moore's law have appeared:
 - Increasing Leakage Power
 - Increasing Power Density (Dark Silicon)
 - Transistor variability
 - Battery life

EE156/CS140 Mark Hempstead



Dennard Scaling

Device or Circuit Parameter Scaling Factor Device dimension tox. L. W 1/x Doping concentration Na Voltage V 1/ĸ Current I 1/ĸ Capacitance &4/t 1/K Delay time/circuit VC/I $1/\kappa$ Power dissipation/circuit VI $1/\kappa^2$ Power density VVA [From Dennard's original paper]



For years transistor scaling was made possible through Dennard Scaling also called constant field scaling. Device dimensions, capacitance ,voltage, power consumption, frequency all scaled equally.

EE156/CS140 Mark Hempstead

The Triple Play

Using Dennard scaling rules

- Get more transistors, gates (area)
- 1/(
- Gates get faster, delay scales as
- α


- Energy per switch is reduced


ed α^3


So we can compute $1/\alpha^3$ as many gate evals/sec


- At the same power and area as the previous design
- Architects take this to improve computer performance

We ignored interconnect!










Where is power consumed in a

CIRCUIT PRIMER



Basic Gates

EE156/CS140 Mark Hempstead


Power: The Basics

- Dynamic power vs. Static power
 - Dynamic: "switching" power
 - Static: "leakage" power
 - Dynamic power dominates, but static power increasing in importance
 - Trends in each
- Static power: steady, per-cycle energy cost
- Dynamic power: capacitive and short-circuit
- Capacitive power: charging/discharging at transitions from $0\!\to\!1$ and $1\!\to\!0$
- Short-circuit power: power due to brief short-circuit current during transitions.
- · Most research focuses on capacitive, but recent work on others

EE156/CS140 Mark Hempstead

14

Dynamic (Capacitive) Power Dissipation



• Data dependent – a function of switching activity


EE156/CS140 Mark Hempstead


Capacitive Power dissipation Capacitance: Function of wire length, transistor size Power ~ a CV2f Activity factor: How often, on average, do wires switch? EE156/CS140 Mark Hempstead Supply Voltage: Has been dropping with successive fab generations Clock frequency: Increasing...

Activity Factor (α)

- Fraction expressing how often a circuit/node or architectural block is active
- Examples:
 - Read α on Cache Port = 0.3 \rightarrow the cache port is active 30% of the time
 - Nodal α in Adder = 0.2 → the adder is used only 20% of the time
- Architects can reduce dynamic power by reducing α on an architectural block

EE156/CS140 Mark Hempstead






Lowering Dynamic Power

- Reducing Vdd has a quadratic effect
 - Has a negative (~linear) effect on performance however
- Lowering C_L
 - May improve performance as well
 - Keep transistors small (keeps intrinsic capacitance (gate and diffusion) small)
- · Reduce switching activity
 - A function of signal transition stats and clock rate
 - Clock Gating idle units
 - Impacted by logic and architecture decisions
 EE156/CS140 Mark Hempstead

20

Short-Circuit Power Dissipation



- Short-Circuit Current caused by finite-slope input signals
- Direct Current Path between VDD and GND when both NMOS and PMOS transistors are conducting


EE156/CS140 Mark Hempstead

Short-Circuit Power Dissipation

$Power_{SC} \sim t_{sc}VI_{peak}$

- Power determined by
 - Duration and slope of input signal, t_{sc}
 - $I_{peak} \ \ determined \ by \ transistor \ sizes, \ process technology, \ C_L$
- · Short circuit power can be minimized
 - Try to match rise/fall times of input and output signals
 - Have not seen many architectural solutions here
 - Good news: relatively, Power_{SC} is shrinking EE156/CS140 Mark Hempstead

Leakage Currents




- Subthreshold currents grow exponentially with increases in temperature, decreases in threshold voltage
- But threshold voltage scaling is key to circuit performance!

 Gate leakage primarily dependent on gate oxide thickness, biases
- Both type of leakage heavily dependent on stacking and input pattern


EE156/CS140 Mark Hempstead

Lowering Static Power

- Design-time Decisions
 - Use fewer, smaller transistors -- stack when possible to minimize contacts with Vdd/Gnd
 - Multithreshold process technology (multiple oxides too!)
 - · Use "high-Vt" slow transistors whenever possible
- Dynamic Techniques
 - Reverse-Body Bias (dynamically adjust threshold)
 - Low-leakage sleep mode (maintain state), e.g. XScale
 - Vdd-gating (Cut voltage/gnd connection to circuits)
 - · Near zero-leakage sleep mode
 - · Lose state, overheads to enable/disable



METRICS



Power vs. Energy

- Power consumption in Watts
 - Determines battery life in hours
 - Sets packaging limits
- Energy efficiency in joules
 - Rate at which energy is consumed over time
 - Energy = power * delay (joules = watts * seconds)
 - Lower energy number means less power to perform a computation at same frequency

EE156/CS140 Mark Hempstead

28

Power vs. Energy Watts Power is height of curve Lower power design could simply be slower Approach 1 Approach 2 time Energy is area under curve Watts Total energy needed to complete operation Approach 1 Approach 1 Approach 2 time EELS6/CS140 Mark Hempstead 29

Power vs. Energy

- Power-delay Product (PDP) = $P_{avg} * t$
 - PDP is the average energy consumed per switching event
- Energy-delay Product (EDP) = PDP * t
 - Takes into account that one can trade increased delay for lower energy/operation
- Energy-delay² Product (EDDP) = EDP * t
 - Why do we need so many formulas?!!?
 - We want a voltage-invariant efficiency metric! Why?
 - Power $\sim \frac{1}{2}$ CV²Af, Performance \sim f (and V)

EE156/CS140 Mark Hempstead

E vs. EDP vs. ED²P

- Power $\sim CV^2f \sim V^3$ (fixed microarch/design)
- Performance $\sim f \sim V$ (fixed microarch/design)
- (For the nominal voltage range, f varies approx. linearly with V)
- Comparing processors that can only use freq/voltage scaling as the primary method of power control:
 - (perf)³ / power, or MIPS³ / W or SPEC³ /W is a fair metric to compare energy efficiencies.
 - This is an ED $^2\,P$ metric. We could also use: (CPI) $^3\,$ * W for a given application

EE156/CS140 Mark Hempstead

31

E vs. EDP vs. ED²P

- · Currently have a processor design:
 - 80W, 1 BIPS, 1.5V, 1GHz
 - Want to reduce power, willing to lose some performance
 - Cache Optimization:
 - IPC decreases by 10%, reduces power by 20% => Final Processor: 900 MIPS, 64W
 - Relative E = MIPS/W (higher is better) = 14/12.5 = 1.125x
 - Energy is better, but is this a "better" processor?

EE156/CS140 Mark Hempstead


32


Not necessarily

- 80W, 1 BIPS, 1.5V, 1GHz
 - Cache Optimization:
 - IPC decreases by 10%, reduces power by 20% => Final Processor: 900 MIPS, 64W
 - Relative E = MIPS/W (higher is better) = 14/12.5 = 1.125x
 - Relative EDP = MIPS $^2/W = 1.01x$
 - Relative $ED^2P = MIPS^3/W = .911x$
- What if we just adjust frequency/voltage on processor?
 - How to reduce power by 20%?
 - P = CV²F = CV³ => Drop voltage by 7% (and also Freq) => .93*.93*.93 = .8x
 - So for equal power (64W)
 - Cache Optimization = 900MIPS
 - Simple Voltage/Frequency Scaling = 930MIPS

EE156/CS140 Mark Hempstead

1	1
	- 1
	- 1





Power/Performance abstract Low-level: - Hspice - Power/Mil Medium-Level: - RTL Models Architecture-level: - PennState SimplePower - Intel Tempest - Princeton Wattch - IBM Power/Timer - Umich/Colorado PowerAnalyzer - MV5 - HP Labs McPat System Level - Fuel Gauge (Android) - Power/Tutor	ions
EE156/CS140 Mark Hempstead	36

Low-level models: Hspice

- · Extracted netlists from circuit/layout descriptions
 - Diffusion, gate, and wiring capacitance is modeled
- · Analog simulation performed
 - Detailed device models used
 - Large systems of equations are solved
 - Can estimate dynamic and leakage power dissipation within a few percent
 - Slow, only practical for 10-100K transistors
- PrimeTime power and HSIM from (Synopsys)

EE156/CS140 Mark Hempstead

27

BSIM Model

$$I_{\rm leak} = \mu_0 C_{\rm OX} \frac{W}{L} \mathrm{e}^{a + b^* (V_{\rm dd} - V_{\rm dd0})} v_{\rm t}^2 \left(1 - \mathrm{e}^{\frac{-V_{\rm dd}}{v_{\rm t}}}\right) \exp\left(\frac{- \left|V_{\rm th0}\right| - V_{\rm off}}{n \cdot v_{\rm t}}\right)$$

- · Industry Standard model used in HSPICE simulations
- http://bsim.berkeley.edu/
- Circuit level model of a transistor in a particular technology
- BSIM4 includes gate leakage BSIM v3.3 does not
- Newest BSIM6.1 model released in 2015
- Other models for SOI, and common/multi-gate (e.g. FinFET)


EE156/CS140 Mark Hempstead

38

Medium-level models: RTL

- Logic simulation obtains switching events for every signal
- Structural VHDL or verilog with zero or unit-delay timing models
- · Capacitance estimates performed
 - Device Capacitance
 - Gate sizing estimates performed, similar to synthesis
 - Wiring Capacitance
 - Wire load estimates performed, similar to placement and routing
- Switching event and capacitance estimates provide dynamic power estimates

EE156/CS140 Mark Hempstead



Architecture level models

- · Two major classes:
 - Cycle/Event-Based: Arch. Level power models interfaced with cycle-driven performance simulation
 - Instruction-Based: Measurement/Characterization based on instruction usage and interactions
- Components of Arch. Level power model

Could be based on ckt schematic measurements/extrapolation
 Or...

Capacitance models


Both may need to consider...


- Circuit design styles
- Clock gating styles & Unit usage statistics
- Signal transition statistics

EE156/CS140 Mark Hempstead

41

Wattch: An Overview Wattch's Design Goals • Flexibility • Planning-stage info • Speed • Modularity • Reasonable accuracy Overview of Features • Parameterized models for different CPU units • Can vary size or design style as needed • Abstract signal transition models for speed • Can select different conditional clocking and input transition models as needed • Based on SimpleScalar • Modular: Can add new models for new units studied





Register File Model: Validation

Error Rates	Gate	Diff	InterConn.	Total
W ordline(r)	1.11	0.79	15.06	8.02
Wordline(w)	-6.37	0.79	-10.68	-7.99
Bitline(r)	2.82	-10.58	-19.59	-10.91
Bitline(w)	-10.96	-10.60	7.98	-5.96

(Numbers in Percent)

- Validated against a register file schematic used in Intel's Merced design
- Compared capacitance values with estimates from a layout-level Intel tool
- · Interconnect capacitance had largest errors
 - Model currently neglects poly connections
 - Differences in wire lengths -- difficult to tell wire distances of schematic nodes
 EE156/CS140 Mark Hempstead


1	5
l	J

One Cycle in Wattch

	Fetch	Dispatch	Issue/Execute	Writeback/ Commit
Power (Units Accessed)	I-cache Bpred	Rename Table Inst. Window Reg. File	Inst. Window Reg File ALU D-Cache Load/St Q	Result Bus Reg File Bpred
Performance	Cache Hit? Bpred Lookup?	Inst. Window Full?	Dependencies Satisfied? Resources?	Commit Bandwidth?

- · On each cycle:
 - determine which units are accessed
 - model execution time issues
 - model per-unit energy/power based on which units used and how many

EE156/CS140 Mark Hempstead



Units Modeled by Wattch

- **Array Structures**
- Caches, Reg Files,
- Map/Bpred tables
 Content-Addressable Memories (CAMs)
 - TLBs, Issue Queue,
- Reorder Buffer Complex combinational blocks
 - ALUs, Dependency Check

 - **Clocking network** Global Clock Drivers,

Local Buffers

Wattch accuracy 100 90 80 70 60 50 40 30 20 → Model Reported Relative Wattch estimates track Watts well even in cases where absolute accuracy falls short. Hardware Structure Instruction Fetch Register Alias Table Reservation Stations Reorder Buffer Integer Exec. Unit Data Cache Unit Memory Order Buffer Floating Point Exec. Unit Global Clock Branch Target Buffer Alpha 21264 21% 5% 9% 12% 15% 11% 5% 8% R10K 22% 6% 8% 11% 15% 11% 6% 8% Typically 10-15% relative accuracy as compared to low-level industry data. EE156/CS140 Mark Hempstead

Wattch Simulation Speed

- Roughly 80K instructions per second (PII-450 host)
- ~30% overhead compared to performance simulation alone
 - Could be decreased if power estimates are not computed every cycle
- Many orders of magnitude faster than lower-level approaches
 - For example, PowerMill takes ~1hour to simulate 100 test vectors on a 64-bit adder


EE156/CS140 Mark Hempstead

IBM Power 4: How does die heat up?




4 dies on a multi-chip module

2 CPUs per die




EE156/CS140 Mark Hempstead

115 Watts: Concentrated in "hot spots"




82 C == 179.6 F




McPAT

- Developed by HP Labs and is available for download online
 - http://www.hpl.hp.com/research/mcpat/
- integrated power, area, and timing modeling framework
- early stage design space exploration for multicore and manycore processor configurations ranging from 90nm to 22nm and beyond

EE156/CS140 Mark Hempstead





e. Wires and repeater spacing is important $\tau = (\frac{1}{t} P_s(c_0 + c_p) + \frac{r_s}{s} C_{wire} + R_{wire} sc_0 + 0.5 R_{wire} C_{wire} l)$ $\frac{1}{t_{wire}} \frac{1}{t_{wire}} \frac{$

Measuring Power Consumption

- Empirical measurement is often preferred for its speed and accuracy.
- Limitations:
 - · Specific to one device
 - Specific to one technology
 - Requires silicon (not for early stage exploration)
 - Hard to isolate individual micro architecture or system components




EE156/CS140 Mark Hempstead


Option: Measure with Microbenchmarks

- Microbenchmarks: small snippets of code that exercise one component at a time
- Use a suite of microbenchmarks to build a power model
- Write logger code that tracks state changes in an application
- Example PowerTOSSIM for WSN (SenSys'04) http://www.eecs.harvard.edu/~shnayder/ptossim/

CPU Mode	Current @3V	Radio Mode	Current @3V
Active	8.0 mA	Receive	7.0 mA
Idle	3.2 mA	Transmit Min Power	3.7 mA
Standby	216 µA	Transmit Max Power	21.5 mA
Power-save	110 µA	Sensor Board	0.7 mA

EE156/CS140 Mark Hempstead






Option2: Use Hardware Performance Counters Extracting microarchitectural detail using microbenchmarks might not be possible Joseph et al. (ISLPED'01) showed you can use performance counters to estimate a Pentium Pro Contreras and Martonosi showed a newer technique for the XScale in ISLPED'05 Intel's Sandybridge has a new "energy counter" Multimete CPU EE156/CS140 Mark Hempstead

Floorplan (Area) based estimates


- · If the switching factors are similar you can estimate power based on a die photo
- · Divide total power measured by area fraction
- However, some structures have different power densities due to different switching rates (logic vs. cache)



EE156/CS140 Mark Hempstead


Thermal Based Estimates

- If you have an expensive infrared (IR) camera you can find the hotspots on the chip and partition the total power based different temperatures
- The setup is tricky, must keep chip cool (oil is often used) [Mesa-Martinez ISCA'07]





Chip under test Trigger Shunt EE156/C3140 Mark Pempstead



Analytical Models

• Amdahl's Law

$$S(N) = \frac{1}{(1-P) + \frac{P}{N}}$$

- Others leverage these models to make predictions
 - Such as the Dark Silicon Paper
 - Much require populating best on empirical data

EE156/CS140 Mark Hempstead

65

Aside: Pareto-Frontier Example of a Pareto frontier. The boxed points represent feasible choices, and smaller values are preferred to larger ones. Point C is not on the Pareto Frontier because it is dominated by both point A and B are not strictly dominated by any other, and hence do lie on the frontier. (You will often see Pareto Frontiers used for modeling) EE156/CS140 Mark Hempstead 66