EE 156: Advanced Topics in Computer Architecture

Spring 2023 Tufts University

Instructor: Prof. Mark Hempstead mark@ece.tufts.edu

Lecture 3: Cache Optimizations, Cache Hiearchies and Prefetching

(Chapter 2)

EE156/CS140 Mark Hempstead

Unit 1: The Memory Hierarchy

- Unit 1: The Memory Hierarchy (3-4 weeks)

 Introduction and Performance Metrics [Chapter 1]

 Review of Basic Caches and Set Associativity [Appendix B]

 Advanced Cache Optimization Techniques and Replacement policies [Ch 2]

 Cache Miss Types (2 Cs)

 Cache Hierarchics

 Technology

- Cache Hierarchies
 10 Optimizations (From Textbook)
 Prefetching [Extra Slides]
 Memory consistency and Cache coherence [Chapter 5]
 Software interfaces and memory consistency
 Transactional memory
 Review of Virtual Memory and TLBs [Appendix B]
 Advanced Virtual Memory [SLCA: Bhattacharjee and Lustig]
 New Non-Volatile Memory (NVM) technologies
- · Textbook Reading: Read Chapter 2 Memory Systems!

EE156/CS140 Mark Hempstead

2

Concrete Memory Hierarchy Compiler Managed : 0th level: Registers 1st level: Primary caches Split instruction (18) and data (D\$) Split instruction (18) and data (D\$) Typically 8KB to 64KB each 2nd level: 2nd and 3rd cache (L2, L3) On-chip, typically made of SRAM 2nd level typically -256KB to 512KB "Last level cache" typically 4MB to 16MB L2, L3 Hardware Managed - "Last level cache" typically 4MB to 16MB 3rd level: main memory - Made of DRAM ("Dynamic" RAM) - Typically 1GB to 4GB for desktops/laptops - Servers can have 100s of GB 4th level: disk (swap and files) Main Memo Software • Uses magnetic disks or flash drives 10s of GB or over 1 TB Managed Disk (by OS) EE156/CS140 Mark Hempstead

4 Questions for Memory Hierarchy at any level

- Q1: Where can a block be placed in the upper level? (Block placement)
- Q2: How is a block found if it is in the upper level? (Block identification)
- Q3: Which block should be replaced on a miss? (Block replacement)
- Q4: What happens on a write? (Write strategy)

EE156/CS140 Mark Hempstead


Q4: What happens on a write?

	Write-Through	Write-Back	
Policy	Data written to cache block also written to lower- level memory	Write data only to the cache Update lower level when a block falls out of the cache	
Debug	Easy	Hard	
Do read misses create victim writes?	No	Yes	
Do repeated writes make it to lower level?	Yes	No	

Additional option -- let writes to an un-cached address allocate a new cache line ("write-allocate").

EE156/CS140 Mark Hempstead

Write Buffers for Write-Through Caches



Holds data awaiting write-through to lower level memory

Q. Why a write buffer ? A. So CPU doesn't stall

Q. Why a buffer, why not just one register?

A. Bursts of writes are common.

for write buffer?

Q. Are Read After Write A. Yes! Drain buffer before (RAW) hazards an issue next read, or check write buffer on read misses.

EE156/CS140 Mark Hempstead

Write misses?

- Write Allocate
 - Block is allocated on a write miss
 - Standard write hit actions follow the block allocation
 - Write misses, like read misses, require a victim evict
 - Goes well with write-back
- No-write Allocate
 - Write misses do not allocate a block
 - Only update lower-level memory
 - Blocks only allocate on Read misses!
 - Goes well with write-through


EE156/CS140 Mark Hempstead


Where do misses come from?

- Classifying Misses: 3 Cs
 - Compulsory—First access to a block. Also called cold start misses or first reference misses. (Misses in even an Infinite Cache)
 - Capacity—If the cache cannot contain all the blocks needed during
 execution of a program, capacity misses will occur due to blocks being
 discarded and later retrieved. (Misses in Fully Associative Cache)
 - Conflict—If block-placement strategy is set associative or direct
 mapped, conflict misses (in addition to compulsory & capacity misses) will
 occur because a block can be discarded and later retrieved if too many
 blocks map to its set. Also called collision misses or interference misses.
 (Remaining Misses)
- 4th "C": Coherence Misses caused by cache coherence.

EE156/CS140 Mark Hempstead

.





Cache Organization?

Assume total cache size not changed. Which of 3Cs is obviously affected (if any) if we

Increased block size means fewer compulsory

 Change Block Size: misses. It also means fewer blocks, which might increase conflict misses.

2) Change Associativity: Increasing associativity means fewer conflict misses.

3) Change Compiler:

A compiler might do a better

A compiler might do a better job of making accesses local, which would lessen compulsory and conflict misses.


EE156/CS140 Mark Hempstead


11

5 Basic Cache Optimizations (B.3)

- Reducing Miss Rate
- 1. Larger Block size (compulsory misses)
- 2. Higher Associativity (conflict misses)
- 3. Larger Cache size (capacity misses)
- · Reducing Miss Penalty
- 4. Multilevel Caches
- 5. Giving Reads Priority over Writes
 - E.g., Read complete before earlier writes in write buffer
- 6. Giving Reads Priority over Writes

EE156/CS140 Mark Hempstead





Example: Avg. Memory Access Time vs. Miss Rate • Example: assume Cache Cycle Time = 1.10 for 2-way, 1.12 for 4-way, 1.14 for 8-way vs. CCT direct mapped Cache Size Associativity (<u>Red</u> means A.M.A.T. <u>not</u> improved by more associativity) (KB) 1-way 2-way 4-way 8-way 2.33 2.15 2.07 2.01 2 1.98 1.86 1.76 1.68 Explanation: if miss rate is 4 1.72 1.67 1.61 1.53 low, then a slight increase in cycle time (which 1.46 1.48 1.47 1.43 applies to hits as well as 16 1.29 1.32 1.32 1.32 misses) outweighs a small 32 1.20 1.24 1.25 1.27 miss-rate improvement. 64 1.23 1.14 1.20 1.21 EE156/CS140 Mark Hempstead

Cache Hierarchies [B.2] EE156/CS140 Mark Hempstead 16

Designing a Cache Hierarchy

- For any memory component: t_{hit} vs. $\%_{miss}$ tradeoff
- Upper components (I\$, D\$) emphasize low t_{hit}
 Frequent access → t_{hat} important. And you're close to the core, so a small absolute difference in t_{hit} is relatively large.
 t_{miss} is not bad → %_{miss} less important
 Lower capacity and lower associativity (to reduce t_{hit})

 - Small-medium block-size (to reduce conflicts)
- Moving down (L2, L3) emphasis turns to %_{miss}
 Infrequent access → t_{hit} less important. And the communication time to the core is already so big that a slower t_{hit} is not very noticeable.

 - t_{miss} is bad $\rightarrow \%_{miss}$ important Higher capacity, associativity, and block size (to reduce $\%_{miss}$)
- Larger t_{hit} lets you reduce power on L2, L3
 - Very important since they're so large.

EE156/CS140 Mark Hempstead

Memory Hierarchy Parameters

Parameter	I\$/D\$	L2	L3	Main Memory
t _{hit}	2ns	10ns	30ns	100ns
t _{miss}	10ns	30ns	100ns	10ms (10M ns)
Capacity	8KB-64KB	256KB-8MB	2-16MB	1-4GBs
Block size	16B-64B	32B-128B	32B-256B	NA
Associativity	1-4	4–16	4-16	NA

EE156/CS140 Mark Hempstead


Split vs. Unified Caches

- Split I\$/D\$: instructions and data in different caches

 - To minimize structural hazards and t_{hit} Larger unified I\$/D\$ would be slow, 2nd port even slower
 - Optimize I\$ to fetch multiple instructions, no writes
 - Why is 486 I/D\$ unified?
- · Unified L2, L3: instructions and data together
 - To minimize %_{miss}
 - + Fewer capacity misses: unused insn capacity can be used for data
 - More conflict misses: insn/data conflicts
 - A much smaller effect in large caches
 - Insn/data structural hazards are rare: simultaneous I\$/D\$ miss
 - Go even further: unify L2, L3 of multiple cores in a multi-core

EE156/CS140 Mark Hempstead

Memory Performance Equation



- For memory component M
 - Access: read or write to M
 - Hit: desired data found in M

 - Miss: desired data not found in M


 Must get from another (slower) component
 - Fill: action of placing data in M
 - % miss (miss-rate): #misses / #accesses
 - thit: time to read data from (write data to) M
 - t_{miss}: time to read data into M
- Performance metric
 - t_{avg}: average memory access time (AMAT)

 $\mathbf{t}_{\text{avg}} = \mathbf{t}_{\text{hit}} + (\%_{\text{miss}} * \mathbf{t}_{\text{miss}})$

EE156/CS140 Mark Hempstead

20

Calculating Performance of the Hierarchy




TEN ADVANCED CACHE OPTIMIZATIONS [SECTION 2.3 IN 6TH ED]

EE156/CS140 Mark Hempstead

22

Optimization 1: Small simple L1 Caches for reduced hit time and power

- Remember AMAT: $t_{avg} = t_{hit} + (\%_{miss} * t_{miss})$
- Direct mapped small caches are faster and lower energy



Optimization 2: Way Prediction

- We already talked about this one.
- Prediction accuracy
 - > 90% for two-way
 - > 80% for four-way
 - I-cache has better accuracy than D-cache
- First used on MIPS R10000 in mid-90s (used on ARM Cortex-A8)

EE156/CS140 Mark Hempstead

Optimization 3: Pipelining Cache and Multibanked Caches

- All modern caches are pipelined. But you can change the # of stages (and then change the frequency accordingly)
 Organize cache as independent banks to support simultaneous
- - ARM Cortex-A8 supports 1-4 banks for L2
 Intel i7 supports 4 banks for L1 and 8 banks for L2
 Practically, nearly all caches are multi-bank anyway; you simply cannot build one huge bank for timing reasons.
 This allows us to sleep entire banks, saving substantial power.
 It also allows one cache to service two requests at once if they're in different banks.
- · Interleave banks by block address (picture below)



Banked caches

- A large cache (L2, L3) is typically built from numerous banks.
- · Various options to build the cache
- · Keep each line in one bank.
- Wets?you sleep unused cache banks.
- Divide one cache line among multiple banks.
 - Why? many banks at once, prevents hot spots.
- · And anything else in between!

EE156/CS140 Mark Hempstead

26

Banking picture We picked A[9:4] for index and -[DX[5:0] Bank 0 DATA[127:0] A[9:4] [11:10] for bank select. Why not make bank select the LSB? !A[11]&!A[10] <u>bs</u> We built a tri-state data mux; -[DX[5:0] Bank 1 DATA[127:0] uncommon but easier to draw! !A[11]&A[10]BS We showed an entire line of data output. BS=0 can turn off clocks in a A[11]&!A[10]BS bank and (for a tristate) turn off output drivers. -[IDX[5:0] Bank 3 __DATA[127:0] A[11]&A[10]_{BS} EE156/CS140 Mark Hempstead

Optimization 4: Nonblocking Caches

- Allow hits before previous misses complete: "hit under miss" or "hit under multiple miss"
- Useful when one cache supports multiple threads, or when one thread can issue OOO.
- In general, processors can hide L1 miss penalty but not L2 miss penalty



Optimization 5: Critical Word First, Early Restart

- Problem: wide busses between cache & CPU waste area & power.
- · Solution:
 - use a narrower bus, return data over multiple cycles.
 - But what if the CPU did a load on some data that won't arrive until the end of the transfer?
 - Return the critical word first, and then the others.
- The narrower bus hurts bandwidth but critical-word-first ensures we don't hurt latency.

EE156/CS140 Mark Hempstead

29

How do we implement criticalword-first?

- We've shown our caches as having a mux that selects one byte from a line.
 - This is a simplification that has just run out of steam.
 - An L1 cache can return a byte, word, longword, etc. to the register file.
 - An L2 cache returns an entire line to the L1.
 - Why is the L2 line size usually = L1 line size?
 It makes coherency easier.
- If the line is 8B, and we return 2B/cycle over 4 cycles, what bits would drive our 4:1 mux?

Address[2:1].

EE156/CS140 Mark Hempstead

Optimization 6: Merging Write Buffer We already talked about a WB hit. Next optimization: when storing to a block that is already pending in the write buffer, just update the existing block rather than adding a new one. Reduces stalls due to full write buffer Do not apply to I/O addresses Notice here the each write buffer entry holds FOUR 64-bit words

Write address	٧		v	٧	٧		
100	1	Mem[100]	0	0	0		
108	1	Mem[108]	0	0	0		
116	1	Mem[116]	0	0	0		1
124	1	Mem[124]	0	0	0		
	-	_	_	_	-	_	

No write buffering

Write address	٧		٧		٧		٧	
100	1	Mem[100]	1	Mem(108)	1	Mem[116]	1	Mem[124]
	0		0		0		0	
	0		0		0		0	
	0		0	EE15	210	S140 M	o.	Hampete

Write buffering

31

Optimization 7: Compiler Optimizations

- · Loop Interchange
 - Swap nested loops to access memory in sequential order
- Blocking
 - Instead of accessing entire rows or columns, subdivide matrices into blocks
 - Requires more memory accesses but improves locality of accesses
 - Commonly done for large matrices in packages such as MATLAB.


EE156/CS140 Mark Hempstead

32

Optimization 8: Hardware Prefetching

- Fetch two blocks on miss (include next sequential block)
- Why would this work better than just doubling the block size?
 - Because you can then invalidate each independently.
- When would it work well or work poorly?
 - Works well if you tend to access memory from lots of sequential locations.
 - Often done for instructions, and for data if the hardware thinks it's very clever.

EE156/CS140 Mark Hempstead



Optimization 9: Compiler Prefetching

- · Insert prefetch instructions before data is needed
- Non-faulting: prefetch doesn't cause exceptions
- Register prefetch
- Loads data into register
- Cache prefetch
- Loads data into cache
- Combine with loop unrolling and software pipelining
- Very useful for streaming multi-media data under software control.

EE156/CS140 Mark Hempstead

35

Optimization 10: HBM Stacked/Embedded DRAMs

• Stacked DRAMs in same package as processor - High Bandwidth Memory (HBM)





Victim Cache Paper

· We read the victim cache paper

One question are they still used

"Intel's Crystalwell[24] variant of its Haswell processors, equipped with Intel's Iris Pro GT3e embedded graphics and 128 MB of eDRAM, introduced an on-package Level 4 cache which serves as a victim cache to the processors's Level 3 cache. [25] In the Skylake processors the Level 4 cache no longer works as a victim cache. [26]"

https://en.wikipedia.org/wiki/CPU_cache#Specialized_cacheshttps://en.wikipedia.org/wiki/Victim_cache

EE156/CS140 Mark Hempstead

38

Optional Backup Slides: Prefetching Details

We will probably not cover these in class

These Slides are designed to give you the background to understand the paper on software prefetching and also stream buffers

Slides from Onur Mutlu, CMU now ETHZ

Outline of Prefetching Lecture(s)

- Why prefetch? Why could/does it work?
- The four questions
- Software prefetching
- Hardware prefetching algorithms
- Execution-based prefetching
- Prefetching performance
 - $\hfill \square$ Coverage, accuracy, timeliness
 - Bandwidth consumption, cache pollution
- Prefetcher throttling
- Issues in multi-core (if we get to it)

40

Prefetching

- Idea: Fetch the data before it is needed (i.e. pre-fetch) by the program
- Why?
 - Memory latency is high. If we can prefetch accurately and early enough we can reduce/eliminate that latency.
 - Can eliminate compulsory cache misses
 - □ Can it eliminate all cache misses? Capacity, conflict?
- Involves predicting which address will be needed in the future
 - □ Works if programs have predictable miss address patterns

4

Prefetching and Correctness

- Does a misprediction in prefetching affect correctness?
- No, prefetched data at a "mispredicted" address is simply not used
- There is no need for state recovery
 - □ In contrast to branch misprediction or value misprediction

Basics

- In modern systems, prefetching is usually done in cache block granularity
- Prefetching is a technique that can reduce both
 - Miss rate
 - Miss latency
- Prefetching can be done by
 - $\quad \ \, \square \ \, \text{hardware}$
 - compiler
 - programmer

42

How a HW Prefetcher Fits in the Memory System | Code | Co

Prefetching: The Four Questions

- What
 - What addresses to prefetch
- When
 - $\hfill \square$ When to initiate a prefetch request
- Where
 - Where to place the prefetched data
- How
 - $\ \ \square$ Software, hardware, execution-based, cooperative

Challenges in Prefetching: What

- What addresses to prefetch
 - Prefetching useless data wastes resources
 - Memory bandwidth
 - Cache or prefetch buffer space
 - Energy consumption
 - These could all be utilized by demand requests or more accurate prefetch requests
 - Accurate prediction of addresses to prefetch is important
 - Prefetch accuracy = used prefetches / sent prefetches
- How do we know what to prefetch
 - Predict based on past access patterns
 - $\hfill \square$ Use the compiler's knowledge of data structures
- Prefetching algorithm determines what to prefetch

46

Challenges in Prefetching: When

- When to initiate a prefetch request
 - Prefetching too early
 - Prefetched data might not be used before it is evicted from storage
 - Prefetching too late
 - Might not hide the whole memory latency
- When a data item is prefetched affects the timeliness of the prefetcher
- Prefetcher can be made more timely by
 - Making it more aggressive: try to stay far ahead of the processor's access stream (hardware)
 - Moving the prefetch instructions earlier in the code (software)

47

Challenges in Prefetching: Where (I)

- Where to place the prefetched data
 - □ In cache
 - $\mbox{+}$ Simple design, no need for separate buffers
 - -- Can evict useful demand data → cache pollution
 - In a separate prefetch buffer
 - + Demand data protected from prefetches \rightarrow no cache pollution
 - -- More complex memory system design
 - Where to place the prefetch buffer
 - When to access the prefetch buffer (parallel vs. serial with cache)
 - When to move the data from the prefetch buffer to cache
 - How to size the prefetch buffer
 - Keeping the prefetch buffer coherent
- Many modern systems place prefetched data into the cache
 - □ Intel Pentium 4, Core2's, AMD systems, IBM POWER4,5,6, ...

Challenges in Prefetching: Where (II)

- Which level of cache to prefetch into?
 - Memory to L2, memory to L1. Advantages/disadvantages?
 - □ L2 to L1? (a separate prefetcher between levels)
- Where to place the prefetched data in the cache?
 - Do we treat prefetched blocks the same as demand-fetched blocks?
 - Prefetched blocks are not known to be needed
 - With LRU, a demand block is placed into the MRU position
- Do we skew the replacement policy such that it favors the demand-fetched blocks?
 - E.g., place all prefetches into the LRU position in a way?

49

Challenges in Prefetching: Where (III)

- Where to place the hardware prefetcher in the memory hierarchy?
 - □ In other words, what access patterns does the prefetcher see?
 - □ L1 hits and misses
 - □ L1 misses only
 - L2 misses only
- Seeing a more complete access pattern:
 - + Potentially better accuracy and coverage in prefetching
 - -- Prefetcher needs to examine more requests (bandwidth intensive, more ports into the prefetcher?)

50

Challenges in Prefetching: How

- Software prefetching
 - □ ISA provides prefetch instructions
 - Programmer or compiler inserts prefetch instructions (effort)
 - Usually works well only for "regular access patterns"
- Hardware prefetching
 - Hardware monitors processor accesses
 - Memorizes or finds patterns/strides
 - Generates prefetch addresses automatically
- Execution-based prefetchers
 - $\hfill \square$ A "thread" is executed to prefetch data for the main program
 - Can be generated by either software/programmer or hardware

Software Prefetching (I)

- Idea: Compiler/programmer places prefetch instructions into appropriate places in code
- Mowry et al., "Design and Evaluation of a Compiler Algorithm for Prefetching," ASPLOS 1992.
- Prefetch instructions prefetch data into caches
- Compiler or programmer can insert such instructions into the program

52

X86 PREFETCH Instruction PREFETCHh—Prefetch Data Into Caches Opcode Instruction 64-Bit Compa 64-Bit Move data from m8 closer to the processor using T0 hint. Move data from m8 closer to the processor using T1 hint. OF 18 /1 PREFETCHTO m8 0F 18 /2 PREFETCHT1 m8 Valid OF 18/3 PREFETCHT2 mB Valid Vəlid Move data from m8 closer to the processor using T2 hint. OF 18 /O PREFETCHINTA m8 Valid Move data from m8 closer to the processor using NTA hint. Description Technical to a float from reamony that contains the lyne specified with the source between to a floation in the cache hierarchy specified by a floatily hint: 1. To (temporal data)—prefects data in all levels of the cache hierarchy. Pentium 4 and Intel Neon processors—2nd level cache. Pentium 1 and Intel Neon processors—2nd level cache. To (temporal data with respect for this level cache)—prefetch data into level 2 cache. Pentium 4 and Intel Neon processors—2nd-level cache. To (temporal data with respect to a second level cache)—prefetch data into level 2 cache. To (temporal data with respect to second level cache)—prefetch data into level 2 cache. Pentium III processor—2nd-level cache. MTAI on re-imporal data with respect to all cache levels)—prefetch data into non-temporal cache cache used into a local level cache. MTAI on re-imporal data was all into a local level cache. Pentium III processor—sal value of the levels)—prefetch data into non-temporal cache cache used into a local level cache. Pentium III processor—tal-level cache. Pentium III processor—tal-level cache. Pentium IIII processor—tal-level cache. Pentium IIII processor—tal-level cache. microarchitecture dependent specification different instructions for different cache levels 53

Software Prefetching (II) for (i=0; i<N; i++) { while (p) { __prefetch(p→next→next→next) work(p→data); while (p) { _prefetch(a[i+8]); _prefetch(b[i+8]); work(p→data); sum += a[i]*b[i]; $p = p \rightarrow next;$ $p = p \rightarrow next;$ } } ➤ Which one is better? • Can work for very regular array-based access patterns. Issues: -- Prefetch instructions take up processing/execution bandwidth How early to prefetch? Determining this is difficult -- Prefetch distance depends on hardware implementation (memory latency, cache size, time between loop iterations) → portability? -- Going too far back in code reduces accuracy (branches in between) Need "special" prefetch instructions in ISA? Alpha load into register 31 treated as prefetch (r31==0) PowerPC dcbt (data cache block touch) instruction -- Not easy to do for pointer-based data structures

Software Prefetching (III)

- Where should a compiler insert prefetches?
 - Prefetch for every load access?
 - Too bandwidth intensive (both memory and execution bandwidth)
 - Profile the code and determine loads that are likely to miss
 - What if profile input set is not representative?
 - $\hfill \square$ How far ahead before the miss should the prefetch be inserted?
 - Profile and determine probability of use for various prefetch distances from the miss
 - What if profile input set is not representative?
 - Usually need to insert a prefetch far in advance to cover 100s of cycles of main memory latency → reduced accuracy

55

Hardware Prefetching (I)

- Idea: Specialized hardware observes load/store access patterns and prefetches data based on past access behavior
- Tradeoffs:
 - + Can be tuned to system implementation
 - + Does not waste instruction execution bandwidth
 - -- More hardware complexity to detect patterns
 - Software can be more efficient in some cases

56

Next-Line Prefetchers

- Simplest form of hardware prefetching: always prefetch next
 N cache lines after a demand access (or a demand miss)
 - Next-line prefetcher (or next sequential prefetcher)
 - Tradeoffs:
 - $\mbox{+}\mbox{ Simple}$ to implement. No need for sophisticated pattern detection
 - + Works well for sequential/streaming access patterns (instructions?)
 - -- Can waste bandwidth with irregular patterns
 - -- And, even regular patterns:
 - What is the prefetch accuracy if access stride = 2 and N = 1?
 - What if the program is traversing memory from higher to lower addresses?
 - Also prefetch "previous" N cache lines?

Typically implementations of hardware prefetchers do not prefetch across page boundaries. Why?

Stride Prefetchers

- Two kinds
 - Instruction program counter (PC) based
 - Cache block address based
- Instruction based:
 - Baer and Chen, "An effective on-chip preloading scheme to reduce data access penalty," SC 1991.
 - □ Idea:
 - Record the distance between the memory addresses referenced by a load instruction (i.e. stride of the load) as well as the last address referenced by the load
 - Next time the same load instruction is fetched, prefetch last address + stride

58

Instruction Based Stride Prefetching



\cap	Load Inst.	Last Address	Last	Confidence	
.	PC (tag)	Referenced	Stride		
\vee					

- What is the problem with this?
 - How far can the prefetcher get ahead of the demand access stream?
 - Initiating the prefetch when the load is fetched the next time can be too late
 - Load will access the data cache soon after it is fetched!
 - Solutions:
 - Use lookahead PC to index the prefetcher table (decouple frontend of the processor from backend)
 - Prefetch ahead (last address + N*stride)
 - Generate multiple prefetches


59


Cache-Block Address Based Stride Prefetching




	 Address tag 	Stride	Control/Confidence
\vee			

- Can detect
 - □ A, A+N, A+2N, A+3N, ...







Prefetcher Performance (I)

- Accuracy (used prefetches / sent prefetches)
- Coverage (prefetched misses / all misses)
- Timeliness (on-time prefetches / used prefetches)
- Bandwidth consumption
 - Memory bandwidth consumed with prefetcher / without prefetcher
 - □ Good news: Can utilize idle bus bandwidth (if available)
- Cache pollution
 - $\hfill \square$ Extra demand misses due to prefetch placement in cache
 - More difficult to quantify but affects performance

٦	1	`	1
7	1	•	1