EE 156/CS140: Advanced Topics in Computer Architecture

Spring 2023

Tufts University

Instructor: Prof. Mark Hempstead mark@ece.tufts.edu

Lecture 5: Virtual Memory

EE 156/CS140 Mark Hempstead

Unit 1: The Memory Hierarchy

- Unit 1: The Memory Hierarchy (3-4 weeks)

 Introduction and Performance Metrics [Chapter 1]

 Review of Basic Caches and Set Associativity [Appendix B]

 Advanced Cache Optimization Techniques and Replacement policies [Ch 2]

 Cache Hierarchies

 10 Optimizations (From Textbook)

 Prefetching [Extra Sidies]

 Memory consistency and Cache coherence [Chapter 5]

 Software interfaces and memory consistency

 Transactional memory (paper)

 Review of Virtual Memory [SLCA: Bhattacharjee and Lustig] (Paper)

 New Non-Volatile Memory (NVM) technologies
- · Textbook Reading: Read Sections B.4, B.5

EE156/CS140 Mark Hempstead

2


A Review of


VIRTUAL MEMORY [B.4, B.5]

EE156/CS140 Mark Hempstead

1

A Computer System: + App Software • Application software: computer must do something Application software Memory bus bridge DMA DMA I/O ctrl Disk Disk Wisplay NIC





Virtualizing Main Memory


- How do multiple apps (and the OS) share main memory?
 Goal: each application thinks it has infinite memory
- One app may want more memory than is in the system
 - Requires main memory to act like a cache

 With disk as next level in memory hierarchy (slow)
 Write-back, write-allocate, large blocks or "pages"
- No notion of "program not fitting" in registers or caches (why?)
- - Part #1: treat memory as a "cache"
 Store the overflowed blocks in "swap" space on disk
 Part #2: add a level of indirection (address translation)

EE156/CS140 Mark Hempstead

Solution: Add a Layer of Indirection "Physical "Virtual Addresses" Addresses' Physical A0-A31 A0-A31 Address Translation CPU Memory D0-D31 Data User programs run in an standardized virtual address space Address Translation hardware managed by the operating system (OS) maps virtual address to physical memory Hardware supports "modern" OS features: Protection, Translation, Sharing

EE156/CS140 Mark Hempstead



Three Advantages of Virtual Memory

Translation

- Program can be given consistent view of memory, even though physical memory is scrambled
- Makes multithreading reasonable (now used a lot!)
- Only the most important part of program ("Working Set") must be in physical memory.
- physical memory.

 Contiguous structures (like stacks) use only as much physical memory as necessary yet still grow later.

Protection

- Different threads (or processes) protected from each other.
- Different pages can be given special behavior (Read Only, Invisible to user programs, etc).
- programs, etc).


 Kernel data protected from User programs
- Very important for protection from malicious programs


Sharing


- Can map same physical page to multiple users ("Shared memory")

EE156/CS140 Mark Hempstead


10









TLB DESIGN CONCEPTS (FAST TRANSLATION OF VIRTUAL ADDRESSES) [B.4] E156CS140 Mark Hempstead 14







TLB Organization • Like caches: TLBs also have ABCs - Capacity - Associativity (At least 4-way associative, fully-associative common) - What does it mean for a TLB to have a block size of two? • Two consecutive VPs share a single tag - Like caches: there can be second-level TLBs • Example: AMD Opteron - 32-entry fully-assoc. TLBs, 512-entry 4-way L2 TLB (insn & data) - 4KB pages, 48-bit virtual addresses, four-level page table • Rule of thumb: TLB should "cover" size of on-chip caches - In other words: (#PTEs in TLB) * page size ≥ cache size - Why? Consider relative miss latency in each...

TLB Misses

- TLB miss: translation not in TLB, but in page table
 - Two ways to "fill" it, both relatively fast
- Software-managed TLB: e.g., Alpha, MIPS
 - Short (~10 insn) OS routine walks page table, updates TLB
 - + Keeps page table format flexible
- Latency: one or two memory accesses + OS call (pipeline flush)
- Hardware-managed TLB: e.g., x86, recent SPARC, ARM
 - Page table root in hardware register, hardware "walks" table
 Latency: saves cost of OS call (avoids pipeline flush)

 - Page table format is hard-coded
- · Trend is towards hardware TLB miss handler

EE156/CS140 Mark Hempstead

Page Faults

- Page fault: PTE not in TLB or page table
 - → page not in memory
 - Or no valid mapping → segmentation fault
 - Starts out as a TLB miss, detected by OS/hardware handler
- OS software routine:
- Choose a physical page to replace
 "Working set": refined LRU, tracks active page usage
- If dirty, write to disk
- Read missing page from disk
 Takes so long (~10ms), OS schedules another task
- Requires yet another data structure: frame map
 - Maps physical pages to process, virtual page pairs
- Treat like a normal TLB miss from here

EE156/CS140 Mark Hempstead

20

Virtual Memory Summary

- OS virtualizes memory and I/O devices
- · Virtual memory
 - "infinite" memory, isolation, protection, inter-process communication
 - Page tables
 - Translation buffers
 - · Parallel vs serial access, interaction with caching
 - Page faults
- Want to know more virtual memory implementation details:
 - Read: "Architectural and Operating System Support for Virtual Memory" https://www.morganclaypool.com/toc/cac/1/1

EE156/CS140 Mark Hempstead