EE 156: Advanced Topics in Computer Architecture

Spring 2022 Tufts University

Instructor: Prof. Mark Hempstead mark@ece.tufts.edu

Lecture 2: Memory Hierarchy and Review of Direct Mapped and Set-Associative Caches

EE156/CS140 Mark Hempstead

Unit 1: The Memory Hierarchy

Unit 1: The Memory Hierarchy (3-4 weeks)

- Introduction and Performance Metrics [Chapter 1]
 Review of Basic Caches and Set Associativity [Appendix B]
- Advanced Cache Optimization Techniques and Replacement policies [Appendix B, Ch 2]
- Prefetching [SLCA: Falsafi and Wenisch]
- Memory consistency and Cache coherence [Chapter 5]
- Software interfaces and memory consistency
- · Transactional memory
- Review of Virtual Memory and TLBs [Appendix B]
- Advanced Virtual Memory [SLCA: Bhattacharjee and Lustig] New Non-Volatile Memory (NVM) technologies
- Textbook Reading: Appendix B

EE156/CS140 Mark Hempstead

2

Since 1980, CPU has outpaced DRAM Q. How do architects address this gap? A Put smaller faster "cache" memories 100,000 **CPU** 60% per yr 2X in 1.5 yrs Gap grew 50% per DRAM 9% per yr 2X in 10 yrs 1995 2000 2005 2010 2015

Memory Hier Managed by compiler			rarchy: Dell with (Nehalem) Managed by hardware			Core i7 Managed by OS, hardware, application		
	Reg	L1 Inst	L1 Data	L2	L3	DRAM	Disk (SSD)	Disk (HD)
Size	1.25K	32K	32K	256K	8M	4G	120G	1 TB
Latency Cycles, Time	1, 0.4 ns	4, 1.6 ns	3, 1.6 ns	11, 4.4 ns	39, 15.6 ns	107, 42.8 ns	5*10 ⁵ 200u s	8.7*1 0 ⁶ , 3.2 ms
Goal: Illusion of large, fast, cheap memory Let programs address a memory space that scales to the disk size, at a speed that is usually as fast as register access								

The Principle of Locality

- Two Different Types of Locality:
 - <u>Temporal Locality</u> (Locality in Time): If an item is referenced, it will tend to be referenced again soon (e.g., loops, reuse)
 - Spatial Locality (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon (e.g., straight-line code, array access)
- Locality is a property of nearly all programs that is exploited in machine design.
 - Programs that don't actually have locality won't benefit from caches. Example: copy one column from one matrix to another.


EE156/CS140 Mark Hempstead


Locality Example


```
j=val1;
k=val2;
For (i=0; i<10000;i++) {
    A[i] += j;
    B[i] += k;}
```

- What data locality is here?: i,A,B,j,k?
- What instruction locality? The inner loop.

EE156/CS140 Mark Hempstead








Memory Hierarchy: Terminology

- For any given memory level...
- Hit: data appears in some block at this level (Block X below)
 - Hit Rate: the fraction of memory access found at this level
 - Hit Time: Time to access this level; consists of RAM access time + Time to determine hit/miss
- Miss: data needs to be retrieve from a lower level (Block Y below)
 - Miss Rate = 1 (Hit Rate)
 - Miss Penalty: Additional time required on a miss
- Hit Time << Miss Penalty (500 instructions on 21264!)



More terminology

- One cache line = the amount of data that the cache returns to the next level above it.
- · Also called a cache block.
- · Also called a cache frame.
- We will use all three terms, interchangeably, so you're ready for the various people you will meet who will use any of them ⁽³⁾.

EE156/CS140 Mark Hempstead

11

Cache tradeoffs

- Caches have LOTS of transistors; the potential for wasting power is correspondingly huge.
- Caches take up lots of area, which implies long wires, and thus unavoidable latencies.
- If we try to improve bandwidth by using wider buses or more pipelining, both will (as usual) cost power.
 - More details to come.

EE156/CS140 Mark Hempstead


4 Questions for Memory Hierarchy at any level

- Q1: Where can a block be placed in the upper level? (Block placement)
- Q2: How is a block found if it is in the upper level? (Block identification)
- Q3: Which block should be replaced on a miss? (Block replacement)
- Q4: What happens on a write? (Write strategy)

EE156/CS140 Mark Hempstead

13

Place of the part? - 32-bit address - 32B blocks → 5 lowest bits locate byte in block • These are called offset bits - 1024 frames → next 10 bits find frame • These are the index bits - Note: nothing says index must be these bits - Why might these work well? Because you want sequential addresses to spread out in the cache | 31:15| | 14:5|-index | 14



Address arithmetic Partition Memory Address into three regions - C = Cache Size - M = Numbers of bits in memory address - B = Block Size M-log₂C log₂C/B log₂B Tag Index Block Offset Tag Memory Hit/Miss Data Memory Data Memory

4-bit addresses → 16B memory Simpler cache diagrams than 32-bits 8B cache, 2B blocks How many blocks? (8B/cache)*(1 block/2B) = 4 blocks/cache. Figure out how address splits into offset/index/tag bits Offset: least-significant log₂(block-size) = log₂(2) = 1 → 0000 Index: next log₂(number-of-blocks) = log₂(4) = 2 → 0000 Tag: rest = 4 - 1 - 2 = 1 → 0000


17


Larger Cache Example


EE156/CS140 Mark Hempstead


- 32-bit machine
- 4KB, 16B Blocks, direct-mapped cache
 - 16B Blocks => 4 Offset Bits
 - 4KB / 16B Blocks => 256 Frames
 - 256 Frames / 1 -way (DM) => 256 Sets => 8 index bits
 - 32-bit address 4 offset bits 8 index bits => 20 tag bits

EE156/CS140 Mark Hempstead










The problem with direct mapping


- The caches we've been looking at are "direct mapped;" each line can go in exactly one spot in the cache.
 - If the code wants to keep using (in our previous example) both 0110 and 1110, then we will keep getting misses.
 - $\ \, \text{For (int i=0; i<10; ++i) { ++mem[0110]; ++mem[1110] }} \, \\$
- Solution: let each line have a choice of multiple places to reside in the cache.
- Now the index points to a *set* of several cache lines. Each line of the set has its own tag; at most 1 tag can match any line.


EE156/CS140 Mark Hempstead


23


Set Associative Caches • Partition Memory Address into three regions - C = Cache Size, B=Block Size, A=number of members per set M-log C/A log C/(B*A) log B Tag Index Block Offset Way0 way1 Data Memory Way0 way1 Data Memory REI56/CS140 Mark Hempstead 24














Replacement Policies "Q3: Which block should be replaced on a miss"

- Set-associative caches present a new design choice
 - On cache miss, which block in set to replace (kick out)?
- There are two hard things in computer science: cache invalidation, naming things, and off-by-one errors.
 - Unknown author.

EE156/CS140 Mark Hempstead

31

Replacement Policies "Q3: Which block should be replaced on a miss"

- · Some options
 - Random
 - FIFO (first-in first-out)
 - LRU (least recently used)
 - Fits with temporal locality, LRU = least likely to be used in future
 - NMRU (not most recently used)
 - An easier to implement approximation of LRU
 - Is LRU for 2-way set-associative caches
 - Belady's: replace block that will be used furthest in future
 Unachievable optimum
 - Sampling/Prediction Approaches
 - e.g. Re-Reference Interval Prediction (RRIP) (We will read this paper)

EE156/CS140 Mark Hempstead

32

Eviction


- When a line is evicted, it may have to get updated in the next-lower-level cache
 - But only if some piece of data in the line has been modified.
- · Caches keep a "dirty" bit for each line.
 - Starts at 0. Goes to 1 when the line is modified.
 - When the line is eventually evicted, it gets written back if it's dirty.
- Does an ICache need dirty bits?
 - Only for self-modifying code. Even then, usually the code goes into the DCache when it's written.

EE156/CS140 Mark Hempstead

•	-
	- 1
	-1

Associativity and Performance

- · Higher associative caches
 - + Have better (lower) %_{miss}
 - · Diminishing returns
 - $\ \, \text{However} \,\, t_{\text{hit}} \, \text{increases} \\ \bullet \, \, \text{The more associative, the slower}$
 - What about t_{avg}?



EE156/CS140 Mark Hempstead

Another Example – 3 ways

- 32-bit addresses
- 96KB, 32B block, 3-way Set Associative
- Compute Total Size of Tag Array
 - How many blocks in the cache?96KB/32B blocks => 3K
 - How many total sets? (3K Blocks)*(1 set/3 blocks)=1K sets
 - How many offset bits? 32B Blocks => 5 Offset Bits
 - How many index bits? 1K Sets => 10 index bits
 - How many tag bits? 32-bit address 5 offset bits 10 index bits = 17 tag bits per block.

17 bits/block * 3K blocks = 51Kb total

EE156/CS140 Mark Hempstead

Summary of Set Associativity

- · Set Associative Caches
 - N-way set associativity → N tag comparators, one N:1 mux.
 - Any line can be in any of N places
- · Direct Mapped
 - One place in cache, one Comparator, no muxes
- Fully Associative (for L lines in the entire cache)
 - Anywhere in cache
 - Number of comparators = L
 - L:1 mux needed

EE156/CS140 Mark Hempstead

1	\sim
- 1	
- 1	
_	_

Preview: Cache Replacement Policies

- Modern caches are > 16 ways
- Commercial Processors do not use LRU
 - Managing Least Recently Used stacks is expensive and complex
 - $-% \left(-\right) =\left(-\right) \left(-\right) \left($
 - Newer predictive approaches take the workload into account

FF1	156/C	3140	Mark	Hempstea	

·	•	