DALHOUSIE UNIVERSITY

Department of Electrical & Computer Engineering Digital Circuits - ECED 2200

Experiment 1 - Basic Logic Gates with Logisim

Objectives:

- 1. To study the truth tables of various basic logic gates using Logisim
- 2. To verify DeMorgan's Theorem
- 3. To implement an INVERTER using NAND or NOR gates
- 4. To implement an OR gate using NAND gates

Note: There is no lab report required for this lab. Fill out the observation pages (pages 5-7) during the lab, and hand them in at the end of the lab session or submit it to Brightspace before the due date.

Theory:

Basic Logic Gates

The symbols and the Boolean expression for each basic logic gate are shown on page 3 of this lab.

DeMorgan's Theorem

DeMorgan proposed two theorems that are used frequently in Boolean algebra. The first theorem states:

The complement of two variables ANDed is equivalent to the OR of the complements of the individual variables.

This theorem can be expressed using the following formula:

$$\overline{A} + \overline{B} = \overline{A \bullet B}$$

The second theorem states:

The complement of two variables ORed is equivalent to the AND of the complements of the individual variables.

This theorem can be expressed using the following formula:

$$\overline{A} \bullet \overline{B} = \overline{A + B}$$

Part 1. Analysis of Basic Logic Gates

Procedure:

Setup the circuits shown on page 3 to analyze the operation of the various basic logic gates. For each gate:

- 1. Vary the inputs of each gate and measure the output. Do this for all possible combinations of inputs.
- 2. Construct the truth table for each gate.

Part 2. Verifying DeMorgan's Theorem

Procedure:

Set up circuits to verify DeMorgan's two theorems. For each circuit:

- 1. Vary the inputs to each circuit and measure the output for all possible combinations of inputs.
- 2. Using the above results construct the truth table for each circuit. Show that these circuits verify both of DeMorgan's Theorems.

Part 3. Implementing an INVERTER using NAND or NOR gates

Procedure:

Set up one of the two circuits shown on page 4. For the circuit you choose:

- 1. Vary the input and construct the truth table.
- 2. Do you conclude that the circuit behaves like an INVERTER? If yes/no why?

Part 4. Implementing an OR gate using NAND gates


$$A + B = \overline{\overline{A}} + \overline{\overline{B}} = \overline{\overline{A} \bullet \overline{B}}$$

Procedure:

Setup a circuit to implement an OR gate using NAND gates only. For this circuit:

- 1. Vary the inputs and make the truth table
- 2. Do you conclude that the circuit behaves like and OR gate? If yes/no why?

	I	G	п	т	J 0	0	₩.	>	
0			Switch 1			Switch 2	, -		0
1	Vcc= 5V at Pin 14 on each Chip Ground is at Pin 7 on each Chip		7400N NAND	NAND Gate		7408N AND	AND Gate		1
2	Chip 1 Chip			E					N
ω			Switch 1			Switch 2	\		ω
4			7404N	INVERTING Gate		7432N OR	OH Gate		4
51	Title: Desig Check Appro		2	NG Gate			LED		S1
0	Title: Digital Circuits ECED 2200 Laboratory #1 Designed by: Checked by: Approved by:								6
7			Switch 1			Switch 2			7
8	Document N Date Sheet 1 of 2		7486N XOR	Exclusive OR Gate		7402N NOR	NOH Gate		8
	Revision			led					
	T ±		п	m	D	0	В	>	



ECED2200 - Lab #1 Observations

STUDENT NAME:	B00	

Part 1. Analysis of Basic Logic Gates

AND Gate Truth Table:

A	В	Y
0	0	
0	1	
1	0	
1	1	

OR Gate Truth Table:

	A	В	Y
•	0	0	
	0	1	
	1	0	
	1	1	

INV Gate Truth Table:

A	Y
0	
1	

XNOR Gate Truth Table:

A	В	Y
0	0	
0	1	
1	0	
1	1	

NAND Gate Truth Table:

A	В	Y
0	0	
0	1	
1	0	
1	1	

NOR Gate Truth Table:

A	В	Y
0	0	
0	1	
1	0	
1	1	

XOR Gate Truth Table:

A	В	Y
0	0	
0	1	
1	0	
1	1	

Part 2. Verifying DeMorgan's Theorem

DeMorgan's Theorem 1: $\overline{A} + \overline{B} = \overline{A \bullet B}$

Circuit diagram:

Truth Table:

A	В	$\overline{A} + \overline{B}$	$\overline{A \bullet B}$

DeMorgan's Theorem 2: $\overline{A} \bullet \overline{B} = \overline{A+B}$

Circuit diagram:

Truth Table:

Truth Table.				
A	В	$\overline{A} ullet \overline{B}$	$\overline{A+B}$	

Part 3. Implementing an INVERTER using NAND or NOR gates

Circuit diagram:

Conclusion:

Part 4. Implementing an OR gate using NAND gates

Schematic:



Truth Table:

A	В	Y
0	0	
0	1	
1	0	
1	1	