## **CDL Modules**

Generated by Doxygen 1.8.6

Sun Mar 5 2017 17:12:19

# **Contents**

1	Mair	n Page		1
2	Mod	ule Ind	ex	3
	2.1	Modul	es	3
3	File	Index		5
	3.1	File Lis	st	5
4	Mod	ule Do	cumentation	9
	4.1	apb_p	rocessor	9
		4.1.1	Detailed Description	9
		4.1.2	Modules	9
			4.1.2.1 apb_processor	9
	4.2	apb_ta	arget_gpio	11
		4.2.1	Detailed Description	11
		4.2.2	Modules	11
			4.2.2.1 apb_target_gpio	11
	4.3	apb_ta	arget_timer	12
		4.3.1	Detailed Description	12
		4.3.2	Modules	12
			4.3.2.1 apb_target_timer	12
	4.4	bbc_m	iicro_de1_cl	13
		4.4.1	Detailed Description	13
		4.4.2	Modules	13
			4.4.2.1 bbc_micro_de1_cl	13
	4.5	bbc m	iicro_de1_cl_bbc	14
		4.5.1	Detailed Description	14
		4.5.2	Modules	14
			4.5.2.1 bbc_micro_de1_cl_bbc	14
	4.6	bbc m	iicro_de1_cl_io	15
		4.6.1	Detailed Description	15
		4.6.0	Medules	15

iv CONTENTS

		4.6.2.1 bbc_micro_de1_cl_io	15
4.7	de1_cl_	_controls	16
	4.7.1	Detailed Description	16
	4.7.2	Modules	16
		4.7.2.1 de1_cl_controls	16
4.8	cpu650	92	17
	4.8.1	Detailed Description	17
	4.8.2	Modules	17
		4.8.2.1 cpu6502	17
4.9	csr_ma	aster_apb	19
	4.9.1	Detailed Description	19
	4.9.2	Modules	19
		4.9.2.1 csr_master_apb	19
4.10	csr_tar	get_apb	20
	4.10.1	Detailed Description	20
	4.10.2	Modules	20
		4.10.2.1 csr_target_apb	20
4.11	csr_tar	get_csr	21
	4.11.1	Detailed Description	21
	4.11.2	Modules	21
		4.11.2.1 csr_target_csr	21
4.12	csr_tar	get_timeout	22
	4.12.1	Detailed Description	22
	4.12.2	Modules	22
		4.12.2.1 csr_target_timeout	22
4.13	ps2_ho	ost	23
	4.13.1	Detailed Description	23
	4.13.2	Modules	23
		4.13.2.1 ps2_host	23
4.14	ps2_ho	ost_keyboard	24
	4.14.1	Detailed Description	24
	4.14.2	Modules	24
		4.14.2.1 ps2_host_keyboard	24
4.15	led_sev	ven_segment	25
	4.15.1	Detailed Description	25
	4.15.2	Modules	25
		4.15.2.1 led_seven_segment	25
4.16	led_ws	2812_chain	26
	4.16.1	Detailed Description	26
	4.16.2	Modules	26

CONTENTS

4.16.2.1 led_ws2812_chain	26
bbc_csr_interface	28
4.17.1 Detailed Description	28
4.17.2 Modules	28
4.17.2.1 bbc_csr_interface	28
bbc_display_sram	29
4.18.1 Detailed Description	29
4.18.2 Modules	29
4.18.2.1 bbc_display_sram	29
bbc_floppy_sram	30
4.19.1 Detailed Description	30
4.19.2 Modules	30
4.19.2.1 bbc_floppy_sram	30
bbc_keyboard_csr	31
4.20.1 Detailed Description	31
4.20.2 Modules	31
4.20.2.1 bbc_keyboard_csr	31
bbc_keyboard_ps2	32
4.21.1 Detailed Description	32
4.21.2 Modules	32
4.21.2.1 bbc_keyboard_ps2	32
bbc_micro	33
4.22.1 Detailed Description	33
4.22.2 Modules	33
4.22.2.1 bbc_micro	33
bbc_micro_clocking	34
4.23.1 Detailed Description	34
4.23.2 Modules	34
4.23.2.1 bbc_micro_clocking	34
bbc_micro_keyboard	35
4.24.1 Detailed Description	35
4.24.2 Modules	35
4.24.2.1 bbc_micro_keyboard	35
bbc_micro_rams	36
4.25.1 Detailed Description	36
4.25.2 Modules	36
4.25.2.1 bbc_micro_rams	36
bbc_micro_with_rams	37
4.26.1 Detailed Description	37
4.26.2 Modules	37
	4.18.1 Detailed Description 4.18.2 Modules 4.18.2.1 bbc_display_sram bbc_floppy_sram 4.19.1 Detailed Description 4.19.2 Modules 4.19.2.1 bbc_floppy_sram bbc_keyboard_csr 4.20.1 Detailed Description 4.20.2 Modules 4.20.2.1 bbc_keyboard_csr bbc_keyboard_ps2 4.21.1 Detailed Description 4.21.2 Modules 4.21.2.1 bbc_keyboard_ps2 bbc_micro 4.22.2 Modules 4.22.2.1 bbc_micro bbc_micro_clocking 4.23.1 Detailed Description 4.23.2 Modules 4.23.2.1 bbc_micro_clocking bbc_micro_keyboard 4.23.2 Modules 4.23.2.1 bbc_micro_clocking bbc_micro_keyboard 4.24.1 Detailed Description 4.25.2 Modules 4.26.2.1 bbc_micro_keyboard 4.26.1 Detailed Description 4.27.2 Modules 4.28.2 Modules 4.28.3 Modules 4.28.3 Modules 4.28.3 Modules 4.28.3 Modules 4.28.4 Modules 4.28.4 Modules 4.28.5 Modules 4.28.5 Modules 4.28.5 Modules 4.28.5 Modules 4.28.6 Modules 4.28.7 Modules 4.28.7 Modules 4.28.8 Modules 4.28.8 Modules 4.28.9 Modul

vi CONTENTS

	4.26.2.1 bbc_micro_with_rams	37
4.27	bbc_vidproc	38
	4.27.1 Detailed Description	38
	4.27.2 Modules	38
	4.27.2.1 bbc_vidproc	38
4.28	acia6850	39
	4.28.1 Detailed Description	39
	4.28.2 Modules	39
	4.28.2.1 acia6850	39
4.29	via6522	40
	4.29.1 Detailed Description	40
	4.29.2 Modules	40
	4.29.2.1 via6522	40
4.30	fdc8271	41
	4.30.1 Detailed Description	41
	4.30.2 Modules	41
	4.30.2.1 fdc8271	41
4.31	dprintf	45
	4.31.1 Detailed Description	45
	4.31.2 Modules	45
	4.31.2.1 dprintf	45
4.32	dprintf_2_mux	46
4.33	dprintf_4_mux	47
4.34	generic_valid_ack_mux	48
	4.34.1 Detailed Description	48
	4.34.2 Modules	48
	4.34.2.1 generic_valid_ack_mux	48
4.35	hysteresis_switch	49
	4.35.1 Detailed Description	49
	4.35.2 Modules	49
	4.35.2.1 hysteresis_switch	49
4.36	crtc6845	50
	4.36.1 Detailed Description	50
	4.36.2 Modules	50
	4.36.2.1 crtc6845	50
4.37	framebuffer	51
	4.37.1 Detailed Description	51
	4.37.2 Modules	51
	4.37.2.1 framebuffer	51
4.38	framebuffer_teletext	52

CONTENTS vii

		4.38.1	Detailed	Description	 	 52
		4.38.2	Modules		 	 52
			4.38.2.1	framebuffer_teletext	 	 52
	4.39	frameb	uffer_timin	ng	 	 53
		4.39.1	Detailed	Description	 	 53
		4.39.2	Modules		 	 53
			4.39.2.1	framebuffer_timing	 	 53
	4.40	saa505	50		 	 54
		4.40.1	Detailed	Description	 	 54
		4.40.2	Modules		 	 54
			4.40.2.1	saa5050	 	 54
	4.41	teletext	t		 	 55
		4.41.1	Detailed	Description	 	 55
		4.41.2	Modules		 	 55
			4.41.2.1	teletext	 	 55
5	Head	der Files	<b>S</b>			59
	5.1			Reference	 	 59
		5.1.1	Detailed	Description	 	 59
		5.1.2	Data Stru	ucture Documentation	 	 59
			5.1.2.1	struct t_apb_request	 	 59
			5.1.2.2	struct t_apb_response	 	 60
			5.1.2.3	struct t_apb_processor_response	 	 60
			5.1.2.4	struct t_apb_processor_request	 	 60
			5.1.2.5	struct t_apb_rom_request	 	 60
		5.1.3	Modules		 	 60
			5.1.3.1	apb_processor	 	 60
	5.2	cdl/inc/	apb_perip	herals.h File Reference	 	 60
		5.2.1	Detailed	Description	 	 61
		5.2.2	Modules		 	 61
			5.2.2.1	apb_target_gpio	 	 61
			5.2.2.2	apb_target_timer	 	 61
	5.3	cdl/inc/	bbc_micro	o_types.h File Reference	 	 61
		5.3.1	Detailed	Description	 	 61
		5.3.2	Data Stru	ucture Documentation	 	 62
			5.3.2.1	struct t_bbc_keyboard	 	 62
			5.3.2.2	struct t_bbc_display	 	 63
			5.3.2.3	struct t_bbc_display_sram_write	 	 63
			5.3.2.4	struct t_bbc_floppy_sector_id	 	 63
			5.3.2.5	struct t_bbc_floppy_op	 	 64

viii CONTENTS

		5.3.2.6	struct t_bbc_floppy_response	64
		5.3.2.7	struct t_bbc_floppy_sram_request	65
		5.3.2.8	struct t_bbc_floppy_sram_response	65
		5.3.2.9	struct t_bbc_clock_control	65
		5.3.2.10	struct t_bbc_clock_status	66
		5.3.2.11	struct t_bbc_micro_sram_request	66
		5.3.2.12	struct t_bbc_micro_sram_response	67
		5.3.2.13	struct t_video_bus	67
	5.3.3	Enumera	tion Type Documentation	67
		5.3.3.1	t_bbc_csr_select	67
		5.3.3.2	t_bbc_pixels_per_clock	67
		5.3.3.3	t_bbc_sram_select	68
5.4	cdl/inc/	bbc_subm	odules.h File Reference	68
	5.4.1	Detailed	Description	68
	5.4.2	Modules		68
		5.4.2.1	acia6850	68
		5.4.2.2	bbc_display	69
		5.4.2.3	bbc_display_sram	69
		5.4.2.4	bbc_floppy_sram	69
		5.4.2.5	bbc_keyboard_csr	69
		5.4.2.6	bbc_keyboard_ps2	69
		5.4.2.7	bbc_micro	70
		5.4.2.8	bbc_micro_clocking	70
		5.4.2.9	bbc_micro_keyboard	70
		5.4.2.10	bbc_micro_rams	70
		5.4.2.11	bbc_vidproc	70
		5.4.2.12	cpu6502	71
		5.4.2.13	crtc6845	71
		5.4.2.14	fdc8271	72
		5.4.2.15	saa5050	72
		5.4.2.16	via6522	73
5.5	cdl/inc/	csr_interfa	ace.h File Reference	73
	5.5.1	Detailed	Description	73
	5.5.2	Data Stru	ucture Documentation	74
		5.5.2.1	struct t_csr_request	74
		5.5.2.2	struct t_csr_response	75
		5.5.2.3	struct t_csr_access	75
	5.5.3	Typedef [	Documentation	75
		5.5.3.1	t_csr_access_data	75
	5.5.4	Modules		75

CONTENTS

		5.5.4.1	csr_master_apb	75
		5.5.4.2	csr_target_apb	76
		5.5.4.3	csr_target_csr	76
		5.5.4.4	csr_target_timeout	76
5.6	cdl/inc/	de1_cl.h F	File Reference	76
	5.6.1	Detailed I	Description	76
	5.6.2	Data Stru	cture Documentation	77
		5.6.2.1	struct t_de1_cl_inputs_control	77
		5.6.2.2	struct t_rotary_motion_inputs	77
		5.6.2.3	struct t_de1_cl_inputs_status	77
		5.6.2.4	struct t_de1_cl_diamond	77
		5.6.2.5	struct t_de1_cl_joystick	78
		5.6.2.6	struct t_de1_cl_shift_register	78
		5.6.2.7	struct t_de1_cl_rotary	78
		5.6.2.8	struct t_de1_cl_user_inputs	78
		5.6.2.9	struct t_de1_cl_lcd	79
		5.6.2.10	struct t_de1_cl_shift_register_control	79
	5.6.3	Modules		79
		5.6.3.1	bbc_micro_de1_cl_bbc	79
		5.6.3.2	bbc_micro_de1_cl_io	79
		5.6.3.3	de1_cl_controls	80
5.7	cdl/inc/	dprintf.h F	ile Reference	80
	5.7.1	Data Stru	cture Documentation	80
		5.7.1.1	struct t_dprintf_req_4	80
		5.7.1.2	struct t_dprintf_req_2	80
		5.7.1.3	struct t_dprintf_resp	80
		5.7.1.4	struct t_dprintf_byte	81
	5.7.2	Modules		81
		5.7.2.1	dprintf	81
		5.7.2.2	dprintf_2_mux	81
		5.7.2.3	dprintf_4_mux	81
5.8	cdl/inc/	framebuffe	er.h File Reference	81
	5.8.1	Detailed I	Description	81
	5.8.2	Data Stru	cture Documentation	82
		5.8.2.1	struct t_video_timing	82
	5.8.3	Modules		82
		5.8.3.1	framebuffer	82
		5.8.3.2	framebuffer_teletext	82
		5.8.3.3	framebuffer_timing	82
5.9	cdl/inc/	/input_devi	ces.h File Reference	83

X CONTENTS

	5.9.1	Detailed Description	33
	5.9.2	Data Structure Documentation	33
		5.9.2.1 struct t_ps2_pins	33
		5.9.2.2 struct t_ps2_rx_data	33
		5.9.2.3 struct t_ps2_key_state	33
	5.9.3	Modules	34
		5.9.3.1 ps2_host	34
		5.9.3.2 ps2_host_keyboard	34
5.10	cdl/inc/	leds.h File Reference	34
	5.10.1	Detailed Description	34
	5.10.2	Data Structure Documentation	35
		5.10.2.1 struct t_led_ws2812_data	35
		5.10.2.2 struct t_led_ws2812_request	35
	5.10.3	Modules	35
		5.10.3.1 led_seven_segment	35
		5.10.3.2 led_ws2812_chain	35
	5.10.4	Variable Documentation	36
		5.10.4.1 led_seven_seg_hex_a	36
		5.10.4.2 led_seven_seg_hex_b	36
		5.10.4.3 led_seven_seg_hex_c	36
		5.10.4.4 led_seven_seg_hex_d	36
		5.10.4.5 led_seven_seg_hex_e	36
		5.10.4.6 led_seven_seg_hex_f	36
		5.10.4.7 led_seven_seg_hex_g	36
5.11	cdl/inc/s	srams.h File Reference	36
	5.11.1	Detailed Description	36
	5.11.2	Modules	36
		5.11.2.1 se_sram_mrw_2_16384x48	36
		5.11.2.2 se_sram_mrw_2_16384x8	36
		5.11.2.3 se_sram_srw_128x45	36
		5.11.2.4 se_sram_srw_128x64	36
		5.11.2.5 se_sram_srw_16384x32	37
		5.11.2.6 se_sram_srw_16384x40	37
		5.11.2.7 se_sram_srw_16384x8	37
		5.11.2.8 se_sram_srw_256x40	37
		5.11.2.9 se_sram_srw_256x7	37
		5.11.2.10 se_sram_srw_32768x32	37
		5.11.2.11 se_sram_srw_32768x64	37
		5.11.2.12 se_sram_srw_65536x32	37
		5.11.2.13 se_sram_srw_65536x8	37

CONTENTS xi

5.12	cdl/inc/	/teletext.h File Reference	87
	5.12.1	Data Structure Documentation	87
		5.12.1.1 struct t_teletext_timings	87
		5.12.1.2 struct t_teletext_character	88
		5.12.1.3 struct t_teletext_rom_access	88
		5.12.1.4 struct t_teletext_pixels	88
	5.12.2	Enumeration Type Documentation	88
		5.12.2.1 t_teletext_vertical_interpolation	88
	5.12.3	Modules	88
		5.12.3.1 teletext	88
5.13	cdl/inc/	/utils.h File Reference	89
	5.13.1	Detailed Description	89
	5.13.2	Modules	89
		5.13.2.1 hysteresis_switch	89
5.14	cdl/RE	ADME.md File Reference	89
Index			90

## **Chapter 1**

# Main Page

This repository contains a number of open source CDL modules (either Apache or BSD licensed) that may be freely reused in any project.

#### **Purpose**

The purpose of this repository is to provide freely available modules for both teaching and implementation; the repository includes regression suites for most of the designs, which permits some confidence in the solidity of the design.

A second purpose of the repository is to provide for a corpus of open source hardware modules written in CDL, to enable a new version of CDL to be designed; this new version will include use of a hardware IR (intermediate representation) language that permits targeting and optimization for a number of backends (simulation, verification, FPGA, silicon, emulation, and so on).

#### Module structure

The modules are grouped into separate directories based on function.

apb

The APB modules are predominantly simple APB peripherals; timer, GPIO. There is also the *apb\_processor* which is a module that can replay APB transactions (reads and writes) from a ROM, and execute simple ALU operations and loop depending on values in an accumulator; this module permits somewhat flexible APB transactions to be performed in hardware without a microcontroller (such as to initialize a PLL or DDR controller, where APB transactions may depend on lock, skew, etc).

boards

The boards directory contains subdirectories for various FPGA or other boards, into which various designs have been built. At present this is mainly the Terasic Cyclone V DE1 board, with the Cambridge University Computer Laboratory I/O daughterboard.

- · cpus
- csrs

The CSR modules (control/status register) map the APB bus to a pipelined request/response bus to fit in to an FPGA (or silicon) without having to use multicycle paths or slow timing in any way. The modules include one that maps APB to the CSR interface; a CSR interface back to APB; and a CSR interface to simple single-cycle read/write accesses.

· input\_devices

At present the input\_devices modules consist solely of PS2-keyboard related modules: a PS2 host (to which a keyboard may be connected); and a PS2 keyboard decoder (which maps PS2 keyboard codes to key up/down events for an 8-bit keycode).

2 Main Page

#### led

This directory contains useful modules for driving LEDs: LED 7-segment display, from hex digits; a Neopixel (WS2812) driver for any length of Neopixel chain.

#### · microcomputers

At present the 'BBC microcomputer' is the only microcomputer design; this is an implementation of the BBC microcomputer model B, with video, ROMs, and floppy disk controller, that runs at 50MHz on a the Cyclone V.

#### · network

At present, empty

- · serial
- · storage

The storage modules currently consist of only a model of the Intel 8271 floppy disk controller; this was the initial floppy disk controller for the BBC microcomputer. Instead of supporting a physical disk drive, the FD-C8271 module uses an SRAM to supply track format and sector information, as well as disk data.

#### · utils

The utils directory contains some generic utility modules. Firstly there is a generic module to support multiplexing two request/acknowledge buses on to a single request/acknowledge bus. This has to be compiled using CDL options to specify the actual request/acknowledge type bus required for a module - this is the CDL 1.4 method for parametrizing types. This module is used in two *dprintf* multiplexer modules also in the utils directory.

The dprintf module is an sprintf-like module: it is used for debug printing. The module is supplied with a request - a format string to display with arguments, and an address - and it generates a stream of output bytes (with addresses) that are the output of the formatting. The module supports 7-bit characters (suitable for teletext), and hexadecimal and decimal formatted numbers (with field size).

The utils also includes a hysteresis\_switch module. This module takes an input and generates a filtered output using hysteresis; it may be used, for example, to debounce an input switch.

#### · video

The video modules relate to video output, currently. There are two framebuffer modules - one uses a bitmap framebuffer, and the other a teletext framebuffer (where the SRAM contains characters and control codes). These use a framebuffer\_timing module, that generates the timing for a video output (vsync, hsync, display area enable, and so on).

To provide the teletext decoding there is a teletext decoder module; this is used also by the Mullard SAA5050 implementation, used by the BBC microcomputer.

There is also a Motorola 6845 CRTC controller module, which was a character video timing generator, that was used for all the display modes in the BBC microcomputer.

#### **Documentation progress**

Currently documented: apb, csrs, input devices, utils, led

To do: storage, microcomputers, cpus, serial

# **Chapter 2**

# **Module Index**

## 2.1 Modules

Here	is a	list	ot	all	modu	ıles

apb_processor	. 9
apb_target_gpio	. 11
apb_target_timer	. 12
bbc_micro_de1_cl	. 13
bbc_micro_de1_cl_bbc	. 14
bbc_micro_de1_cl_io	. 15
de1_cl_controls	. 16
cpu6502	. 17
csr_master_apb	. 19
csr_target_apb	. 20
csr_target_csr	. 21
csr_target_timeout	. 22
ps2_host	. 23
ps2_host_keyboard	. 24
led_seven_segment	. 25
led_ws2812_chain	. 26
bbc_csr_interface	. 28
bbc_display_sram	. 29
bbc_floppy_sram	
bbc_keyboard_csr	
bbc_keyboard_ps2	
bbc_micro	
bbc_micro_clocking	
bbc_micro_keyboard	
bbc_micro_rams	
bbc_micro_with_rams	
bbc_vidproc	
acia6850	
via6522	. 40
fdc8271	. 41
dprintf	45
dprintf_2_mux	. 46
dprintf_4_mux	. 47
generic_valid_ack_mux	. 48
hysteresis_switch	
crtc6845	
framebuffer	. 51
framabuffar talatayt	EQ.

Module Index

framebuffer_timing	53
saa5050	54
teletext	55

# **Chapter 3**

# File Index

## 3.1 File List

Lloro	io 0	liot	of all	filoo	with	hriof	descri	ntiono:
пеге	is a	IISt	oi aii	mes	WILLI	briei	uescri	puons.

cdl/apb/src/apb_processor.cdl	
Pipelined APB request/response master, driven by a ROM	??
cdl/apb/src/apb_target_gpio.cdl	
Simple GPIO target for an APB bus	??
cdl/apb/src/apb_target_timer.cdl	
Simple timer target for an APB bus	??
cdl/boards/de1_cl/src/bbc_micro_de1_cl.cdl	
BBC microcomputer with RAMs for the CL DE1 + daughterboard	??
cdl/boards/de1_cl/src/bbc_micro_de1_cl_bbc.cdl	
BBC microcomputer with RAMs for the CL DE1 + daughterboard	??
cdl/boards/de1_cl/src/bbc_micro_de1_cl_io.cdl	??
cdl/boards/de1_cl/src/de1_cl_controls.cdl	??
cdl/cpu/src/cpu6502.cdl	
CDL implementation of 6502 CPU core	??
cdl/csrs/src/csr_master_apb.cdl	
Pipelined CSR request/response master, driven by an APB	??
cdl/csrs/src/csr_target_apb.cdl	
Pipelined CSR request/response interface to APB slave interface	??
cdl/csrs/src/csr_target_csr.cdl	
Pipelined CSR request/response interface to simple CSR read/write	??
cdl/csrs/src/csr_target_timeout.cdl	
Timeout target to auto-complete CSR transactions on a timeout	??
cdl/inc/apb.h	
Types for the APB bus	59
cdl/inc/apb_peripherals.h	
Modules of various simple APB peripherals	60
cdl/inc/bbc_micro_types.h	
BBC micro types header file for CDL	61
cdl/inc/bbc_submodules.h	
BBC micro CDL submodules	68
cdl/inc/csr_interface.h	
Types and modules for the CSR interface	73
cdl/inc/de1_cl.h	
Input file for DE1 cl inputs and boards	76
cdl/inc/dprintf.h	80
cdl/inc/framebuffer.h	
Framehuffer CDL types and submodules	81

6 File Index

cdl/inc/input_devices.h	
Input device header file for CDL modules	83
cdl/inc/leds.h	
Constants, types and modules for various LED drivers	84
cdl/inc/srams.h	
SRAM modules used by all the modules	86
cdl/inc/teletext.h	87
cdl/inc/utils.h	
Header file for utilities	89
cdl/input_devices/src/ps2_host.cdl	
PS2 interface for keyboard or mouse	??
cdl/input_devices/src/ps2_host_keyboard.cdl	
PS2 interface converter for keyboard as host	??
cdl/led/src/led_seven_segment.cdl	
Simple module to support 7-segment hex display	??
cdl/led/src/led_ws2812_chain.cdl	
'Neopixel' LED chain driver module	??
cdl/microcomputers/bbc/src/bbc_csr_interface.cdl	??
cdl/microcomputers/bbc/src/bbc display sram.cdl	
BBC micro display to SRAM write interface module	??
cdl/microcomputers/bbc/src/bbc floppy sram.cdl	
BBC micro floppy to SRAM read/write interface module	??
cdl/microcomputers/bbc/src/bbc_keyboard_csr.cdl	??
cdl/microcomputers/bbc/src/bbc_keyboard_ps2.cdl	
BBC micro keyboard from PS2 keys	??
cdl/microcomputers/bbc/src/bbc micro.cdl	
BBC microcomputer implementation module	??
cdl/microcomputers/bbc/src/bbc_micro_clocking.cdl	• •
BBC microcomputer clock generation module	??
cdl/microcomputers/bbc/src/bbc_micro_keyboard.cdl	• • •
BBC microcomputer keyboard module	??
cdl/microcomputers/bbc/src/bbc_micro_rams.cdl	• •
BBC microcomputer RAMs module	??
cdl/microcomputers/bbc/src/bbc_micro_with_rams.cdl	• •
BBC microcomputer with RAMs module	??
cdl/microcomputers/bbc/src/bbc_vidproc.cdl	• •
BBC microcomputer video ULA CDL implementation	??
cdl/serial/src/acia6850.cdl	
6850 async communications chip CDL implementation	??
cdl/serial/src/via6522.cdl	• • •
CDL implementation of a 6522 versatile interface adaptor (VIA)	??
cdl/storage/disk/src/fdc8271.cdl	• • •
CDL implementation of 8271 FDC	??
cdl/utils/src/dprintf.cdl	
Debug text formatter	??
cdl/utils/src/dprintf 2 mux.cdl	??
	??
cdl/utils/src/dprintf_4_mux.cdl	
cdl/utils/src/generic_valid_ack_mux.cdl	??
A generic valid/ack multiplexer to combine buses with valid/ack protocol	, ,
cdl/utils/src/hysteresis_switch.cdl	??
A hystersis detector using counter pairs	
cdl/video/src/crtc6845.cdl	00
CDL implementation of 6845 CRTC	??
cdl/video/src/framebuffer.cdl	00
Framebuffer module with separate display and video sides	??
cdl/video/src/framebuffer_teletext.cdl	00
Teletext framebuffer module with separate write and video sides	??

3.1 File List 7

cdl/video/src/framebuffer_timing.cdl	
Framebuffer timing module to create sync and display signals	??
cdl/video/src/saa5050.cdl	
CDL implementation of Mullard SAA5050	??
cdl/video/src/teletext.cdl	
CDL implementation of a teletext decoder	??

8 File Index

## **Chapter 4**

## **Module Documentation**

## 4.1 apb\_processor

#### **Files**

• file apb\_processor.cdl

Pipelined APB request/response master, driven by a ROM.

#### 4.1.1 Detailed Description

#### 4.1.2 Modules

The module is presented with a request to execute a program from the ROM starting at a certain address. It executes the program, and hence a set of APB requests, as required.

The purpose of the module is to permit programmed sequences of APB transactions without a full-fledge microcontroller being needed, even for PLL setup or DDR pin DLL scanning, and so on.

A request to run a program is an address with a valid bit; if a valid request is presented, it should be held until acknowledge. The module will acknowledge a request using a single cycle acknowledge in its apb\_processor\_response. Then the module will start reading the ROM at the given address, executing 'APB program instructions' from the data returned. The ROM is external to this module, and hence the rom\_request and rom\_data signals permit a simple synchronous memory to be attached with the program data.

A second request to run a program may be presented while the APB processor module is busy with the previous program request; this is perfectly acceptable, but there will not be an *acknowledge* until the APB processor is ready to start the new program; the new request should be held stable until that point.

The ROM contains the APB program, which is 40 bits of data per instruction - 8 bits of opcode, 32 bits of data, per word. The opcode is in [8;32], and the operand data is in [32;0].

The opcodes fall in to 6 different classes: ALU, branch, set parameter, APB request, wait, finish.

• ALU

Five ALU ops are supported - OR, BIC, AND, XOR, ADD

Branch

Four branch types are supported - always, if acc is zero, if acc is nonzero, and if repeat count is nonzero (with the side effect of decrementing the repeat count)

· Set parameter

Set parameter can set the APB address, accumulator and repeat count

Wait

Wait uses the accumulator, decrementing it once per cycle, to wait before moving on in the program.

· APB request

APB request can request read, write accumulator, or write using the ROM content as data; these can optionally also auto-increment the address

Finish

Complete the program, and permit a new request to be started

The module presents a registered APB request interface out, and accepts an APB response back, including *pready*.

in	clk	Clock for the CSR interface; a superset of all targets clock
in	reset_n	Active low reset
in	apb_processor	Request from the client to execute from an address in the ROM
	request	
out	apb_processor	Response to the client acknowledging a request
	response	
out	apb_request	Pipelined csr request interface output
in	apb_response	Pipelined csr request interface response
out	rom_request	Request to the instruction ROM for reading, with address
in	rom_data	Read data back from the ROM with the APB program instruction

4.2 apb\_target\_gpio 11

## 4.2 apb\_target\_gpio

#### **Files**

file apb\_target\_gpio.cdl

Simple GPIO target for an APB bus.

#### 4.2.1 Detailed Description

#### 4.2.2 Modules

4.2.2.1 module apb\_target\_gpio::apb\_target\_gpio ( clock clk, input bit reset\_n, input t\_apb\_request apb\_request, output t\_apb\_response apb\_response, output bit gpio\_output[16], output bit gpio\_output\_enable[16], input bit gpio\_input[16], output bit gpio\_input\_event )

Simple APB interface to a GPIO system.

The module has 16 outputs, each with separate enables which reset to off; it also has 16 inputs, each of which is synced and then edge detected (or other configured event).

This module has four APB-addressable registers:

• OutputControl (0):

Each output (16 of them) has 2 bits; bit 0 is used for GPIO output 0 *value*, and bit 1 is used for its *enable*. Bits 2 and 3 are used for GPIO output 1, and so on.

• InputStatus (1):

This register contains the input pin values and the event status for the 16 GPIO inputs. The bottom 16 bits contain the input pin *value* for each of the 16 inputs; the top 16 bits contain the *event* status.

• InputReg0 (2):

On reads, this register contains the input pin event types for input pins - see the *t\_gpio\_input\_type* for the decode; bits [3;0] are used for GPIO 0, [3;4] for GPIO1, and so on up to [3;28] for GPIO7. On writes, this register writes a *single* GPIO input control: bits[4;0] contain the GPIO input to control; and bits [3;12] contain the event type - which is only written if bit[8] is set; and if bit[9] then the input event is cleared.

• InputReg1 (3):

This register contains the input pin event types for the top 8 GPIO pins, in a manner identical to InputReg0.

in	clk	System clock
in	reset_n	Active low reset
in	apb_request	APB request
out	apb_response	APB response
out	gpio_output	GPIO output values, if gpio_output_enable is set
out	gpio_output	GPIO output enables
	enable	
in	gpio_input	GPIO input pin connections
out	gpio_input_event	Driven high when at least one GPIO input event has occurred, for use as an
		interrupt to a CPU

## 4.3 apb\_target\_timer

#### **Files**

• file apb\_target\_timer.cdl

Simple timer target for an APB bus.

## 4.3.1 Detailed Description

## 4.3.2 Modules

4.3.2.1 module apb\_target\_timer::apb\_target\_timer ( clock clk, input bit reset\_n, input t\_apb\_request apb\_request, output t\_apb\_response apb\_response, output bit timer\_equalled[3] )

Simple timer with an APB interface. This is a monotonically increasing 31-bit timer with three 31-bit comparators.

The timers are read/written through the APB interface with timer 0 at address 0, timer 1 at address 1, and so on. When a timer is written it writes the 31-bit *comparator* value and it clears the *timer's equalled* bit. When a timer is read it returns the *comparator* value (in bits [31;0]), and it returns the *equalled* status in bit [31] - while atomically clearing it.

in	clk	System clock
in	reset_n	Active low reset
in	apb_request	APB request
out	apb_response	APB response
out	timer_equalled	One output bit per timer, mirroring the three timer's equalled state

4.4 bbc\_micro\_de1\_cl

## 4.4 bbc\_micro\_de1\_cl

#### **Files**

• file bbc\_micro\_de1\_cl.cdl

BBC microcomputer with RAMs for the CL DE1 + daughterboard.

## 4.4.1 Detailed Description

## 4.4.2 Modules

4.4.2.1 module bbc\_micro\_de1\_cl::bbc\_micro\_de1\_cl ( clock clk, clock video\_clk, input bit reset\_n, input bit video\_locked, output t\_de1\_cl\_lcd lcd, input bit keys[4], input bit switches[10], output bit leds[10], input t\_ps2\_pins ps2\_in, output t\_ps2\_pins ps2\_out, output bit led\_data\_pin, input t\_de1\_cl\_inputs\_status inputs\_status, output t\_de1\_cl\_inputs\_control inputs\_control)

in	clk	50MHz clock from DE1 clock generator
in	video_clk	9MHz clock from PLL, derived from 50MHz
in	reset_n	hard reset from a pin - a key on DE1
in	video_locked	High if video PLL has locked
out	lcd	LCD display out to computer lab daughterboard
in	keys	DE1 keys
in	switches	DE1 switches
out	leds	DE1 leds
in	ps2_in	PS2 input pins
out	ps2_out	PS2 output pin driver open collector
out	led_data_pin	DE1 CL daughterboard neopixel LED pin
in	inputs_status	DE1 CL daughterboard shifter register etc status
out	inputs_control	DE1 CL daughterboard shifter register control

## 4.5 bbc\_micro\_de1\_cl\_bbc

#### **Files**

• file bbc\_micro\_de1\_cl\_bbc.cdl

BBC microcomputer with RAMs for the CL DE1 + daughterboard.

## 4.5.1 Detailed Description

## 4.5.2 Modules

4.5.2.1 module bbc\_micro\_de1\_cl\_bbc::bbc\_micro\_de1\_cl\_bbc ( clock *clk*, clock *video\_clk*, input bit *reset\_n*, input bit *bbc\_reset\_n*, input bit *framebuffer\_reset\_n*, output t\_bbc\_clock\_control *clock\_control*, input t\_bbc\_keyboard *bbc\_keyboard*, output t\_video\_bus *video\_bus*, input t\_csr\_request *csr\_request*, output t\_csr\_response *csr\_response* )

Clock that mirrors 2MHz falling - video data from RAM is valid at this edge, so used by CRTC, SAA5050 latches, SAA5050, vidproc

6502 clock, >=2MHz but extended when accessing 1MHz peripherals

in	clk	50MHz clock from DE1 clock generator
in	video_clk	9MHz clock from PLL, derived from 50MHz
in	reset_n	hard reset from a pin - a key on DE1

## 4.6 bbc\_micro\_de1\_cl\_io

#### **Files**

• file bbc\_micro\_de1\_cl.cdl

BBC microcomputer with RAMs for the CL DE1 + daughterboard.

## 4.6.1 Detailed Description

## 4.6.2 Modules

4.6.2.1 module bbc\_micro\_de1\_cl\_io::bbc\_micro\_de1\_cl\_io ( clock clk, clock video\_clk, input bit reset\_n, input bit bbc\_reset\_n, input bit framebuffer\_reset\_n, input bit keys[4], input bit switches[10], input t\_bbc\_clock\_control clock\_control, output t\_bbc\_keyboard bbc\_keyboard, output t\_video\_bus video\_bus, output t\_csr\_request csr\_request, input t\_csr\_response csr\_response, input t\_ps2\_pins ps2\_in, output t\_ps2\_pins ps2\_out, input t\_de1\_cl\_inputs\_status inputs\_status, output t\_de1\_cl\_inputs\_control, output bit lcd\_source, output bit leds[10], output bit led\_chain )

in	clk	50MHz clock from DE1 clock generator
in	video_clk	9MHz clock from PLL, derived from 50MHz
in	reset_n	hard reset from a pin - a key on DE1
in	ps2_in	PS2 input pins
out	ps2_out	PS2 output pin driver open collector
in	inputs_status	DE1 CL daughterboard shifter register etc status
out	inputs_control	DE1 CL daughterboard shifter register control

## 4.7 de1\_cl\_controls

#### **Files**

• file bbc\_micro\_de1\_cl.cdl

BBC microcomputer with RAMs for the CL DE1 + daughterboard.

## 4.7.1 Detailed Description

#### 4.7.2 Modules

4.7.2.1 module de1\_cl\_controls::de1\_cl\_controls ( clock *clk*, input bit *reset\_n*, output t\_de1\_cl\_inputs\_control inputs\_control, input t\_de1\_cl\_inputs\_status inputs\_status, output t\_de1\_cl\_user\_inputs user\_inputs, input bit sr\_divider[8] )

This module manages the buttons and other controls on the Cambridge University Computer Laboratory DE1 daughterboard.

A number of input switches are handled through a shift register, which is clocked using the input clock 'clk' divided down by the divider. This is handled by

The rotary encoder switch '318-ENC130175F-12PS' available from Mouser has the following operation:

Clockwise: B disconnects from C when A is disconnected from C

Counter-clockwise: B connects to C when A is disconnected from C

The CL daughterboard for the DE1 has a debounce RC network on the A and B pins, with a RC (probably) of 47us (high), so presumably the encoder is not optical :-).

in	clk	system clock - not the shift register pin, something faster
in	reset_n	async reset
out	inputs_control	Signals to the shift register etc on the DE1 CL daughterboard
in	inputs_status	Signals from the shift register, rotary encoders, etc on the DE1 CL daughter-
		board
out	user_inputs	
in	sr_divider	clock divider to control speed of shift register

4.8 cpu6502 17

## 4.8 cpu6502

#### **Files**

• file cpu6502.cdl

CDL implementation of 6502 CPU core.

## 4.8.1 Detailed Description

## 4.8.2 Modules

4.8.2.1 module cpu6502::cpu6502 ( clock *clk*, input bit *reset\_n*, input bit *ready*, input bit *irq\_n*, input bit *nmi\_n*, output bit *ba*, output bit *address[16]*, output bit *read\_not\_write*, output bit *data\_out[8]*, input bit *data\_in[8]* )

Clock control logic - phase 0 is always one tick, phase 1 can be extended for reads by 'ready'

Decode 'ir' register (and other state, but not microsequencer)

Data path - drive buses, perform shift, inc/dec, ALU operations

Decimal flag set

Instruction started

рс

ir

acc

Х

У

Z

n c

v

sp

in	clk	Clock, rising edge is start of phi1, end of phi2 - the phi1/phi2 boundary is not required
in	ready	Stops processor during current instruction. Does not stop a write phase. Ad-
	ready	dress bus reflects current address being read. Stops the phase 2 from hap-
		pening.
in	irq_n	Active low interrupt in
in	nmi_n	Active low non-maskable interrupt in
out	ba	Goes high during phase 2 if ready was low in phase 1 if read_not_write is 1, to
		permit someone else to use the memory bus
out	address	In real 6502, changes during phi 1 with address to read or write
out	read_not_write	In real 6502, changes during phi 1 with whether to read or write
out	data_out	In real 6502, valid at end of phi2 with data to write

in	data in	Captured at the end of phi2 (rising clock in here)

4.9 csr\_master\_apb

## 4.9 csr\_master\_apb

#### **Files**

• file csr\_master\_apb.cdl

Pipelined CSR request/response master, driven by an APB.

#### 4.9.1 Detailed Description

#### 4.9.2 Modules

4.9.2.1 module csr\_master\_apb::csr\_master\_apb ( clock clk, input bit reset\_n, input t\_apb\_request apb\_request, output t\_apb\_response apb\_response, input t\_csr\_response csr\_response, output t\_csr\_request csr\_request )

The documentation of the CSR interface itself is in other files (at this time, csr target csr.cdl).

This module drives a CSR interface in response to an incoming APB interface; it is an APB target presenting a CSR master interface. Its purpose is to permit an extension of an APB bus through a CSR target pipelined chain, hence providing for a timing-friendly CSR interface in an FPGA or ASIC.

The APB has a 32-bit paddr field, which is presented as 16 bits of CSR select and 16 bits of CSR address on the CSR interface. There is no timeout in this module on the CSR interface, so accesses to CSRs that have no responder on the bus will hang the module.

It is therefore wise to add a CSR target that detects very long transactions, and which responds by acknowledging them, to the CSR chain.

in	clk	Clock for the APB and CSR interface; must be a superset of all targets clock
in	reset_n	Active low reset
in	apb_request	APB request from master
out	apb_response	APB response to master
in	csr_response	Pipelined csr request interface response
out	csr_request	Pipelined csr request interface output

## 4.10 csr\_target\_apb

#### **Files**

file csr\_target\_apb.cdl

Pipelined CSR request/response interface to APB slave interface.

## 4.10.1 Detailed Description

#### 4.10.2 Modules

4.10.2.1 module csr\_target\_apb::csr\_target\_apb ( clock clk, input bit reset\_n, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response, output t\_apb\_request, input t\_apb\_response apb\_response, input bit csr\_select[16])

The documentation of the pipelined CSR interface itself is in other files (at this time, csr\_target\_csr.cdl).

This module provides a CSR target interface, and drives out an APB master request bus. It can therefore be used at the 'leaf' end of a CSR interface tree, to access standard APB peripherals.

The module must be told which  $csr\_select$  it should be listening for on the CSR target interface; it converts any read or write to an APB master request (with top 16 bits of *paddr* zeroed) to the APB request. Hence the APB target attached to this module is accessed by CSR requests with the select set to  $csr\_select$ .

The module is lightweight, effectively being a registered end-point on the CSR interface and a registered APB request.

in	clk	Clock for the CSR interface, possibly gated version of master CSR clock
in	reset_n	Active low reset
in	csr_request	Pipelined csr request interface input
out	csr_response	Pipelined csr request interface response
out	apb_request	APB request to target
in	apb_response	APB response from target
in	csr_select	Hard-wired select value for the client

4.11 csr\_target\_csr 21

## 4.11 csr\_target\_csr

#### **Files**

· file csr target csr.cdl

Pipelined CSR request/response interface to simple CSR read/write.

#### 4.11.1 Detailed Description

## 4.11.2 Modules

4.11.2.1 module csr\_target\_csr::csr\_target\_csr ( clock clk, input bit reset\_n, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response, output t\_csr\_access csr\_access, input t\_csr\_access\_data csr\_access\_data, input bit csr\_select[16] )

This CSR interface is designed to provide a simple CSR access (select, read/write, address, data) to a client from a pipelined request from a master.

The initial design motiviation was to permit a pipelined CSR access from a master to a number of targets, to run off a single fast clock in an FPGA. This requires registering the read data in response to access requests, and registering the request to the targets; the simplest variant being a fixed latency master-to-target and a fixed latency target-to-master. The current design uses a valid/acknowledgement system to replace the fixed latency.

A valid request is received, and if it matches the *csr\_select* field then the request is acknowledged. Since the master is a fair distance away, and the *valid* signal will not be removed until an *ack* is seen, the handshake is effectively: valid low, ack low; valid high, ack low; valid high, ack low; valid high, ack low; valid high, ack low.

Hence a valid request starts with valid high in, and ack out low. If this matches the select, then this interface responds with a single cycle of ack high, and the CSR access is performed.

The clock for the client must be based on the same clock as the master. However, it may be a derived clock - in which case the ack will appear to the master to be more than one clock cycle long. The master must manage this, by removing valid when it sees the ack, and waiting until it sees ack is low before starting another transaction.

Read transactions have a further stage, though, compared to writes. A read transaction will follow an 'ack' with a 'read\_data\_valid' cycle; if a master performs a read then the handshake will be: valid low, ack low; valid high, ack low; valid high, ack low, read\_data\_valid high (one target cycle); valid low, ack low.

In this case the master must again wait until it sees read\_data\_valid high and then low before starting a new transaction, to allow the target to use a derived clock.

in	clk	Clock for the CSR interface, possibly gated version of master CSR clock
in	reset_n	Active low reset
in	csr_request	Pipelined csr request interface input
out	csr_response	Pipelined csr request interface response
out	csr_access	Registered CSR access request to client
in	csr_access_data	Read data valid combinatorially based on csr_access
in	csr_select	Hard-wired select value for the client

## 4.12 csr\_target\_timeout

#### **Files**

· file csr\_target\_timeout.cdl

Timeout target to auto-complete CSR transactions on a timeout.

## 4.12.1 Detailed Description

## **4.12.2** Modules

4.12.2.1 module csr\_target\_timeout::csr\_target\_timeout ( clock clk, input bit reset\_n, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response, input bit csr\_timeout[16] )

This module provides a CSR target interface which never directly responds to a request, but which will complete a read or write if the request stays for a specified period of time.

This permits any transaction to be attempted by a CSR interface master, even if no target decodes the transaction. Such transactions will be handled by this module.

in	clk	Clock for the CSR interface, possibly gated version of master CSR clock
in	reset_n	Active low reset
in	csr_request	Pipelined csr request interface input
out	csr_response	Pipelined csr request interface response
in	csr_timeout	Number of cycles to wait for until auto-acknowledging a request

4.13 ps2\_host 23

## 4.13 ps2\_host

#### **Files**

· file ps2\_host.cdl

PS2 interface for keyboard or mouse.

#### 4.13.1 Detailed Description

#### **4.13.2** Modules

4.13.2.1 module ps2\_host::ps2\_host ( clock clk, input bit reset\_n, input t\_ps2\_pins ps2\_in, output t\_ps2\_pins ps2\_out, output t\_ps2\_rx\_data ps2\_rx\_data, input bit divider[16] )

As a PS2 host, to receive data from the slave (the first target for the design), the module:

- 1. Looks for clock falling
- 2. If data is low, then assume this is a start bit. Set timeout timer.
- 3. Wait for clock falling. Clock in data bit 0
- 4. Wait for clock falling. Clock in data bit 1
- 5. Wait for clock falling. Clock in data bit 2
- 6. Wait for clock falling. Clock in data bit 3
- 7. Wait for clock falling. Clock in data bit 4
- 8. Wait for clock falling. Clock in data bit 5
- 9. Wait for clock falling. Clock in data bit 6
- 10. Wait for clock falling. Clock in data bit 7
- 11. Wait for clock falling. Clock in parity bit.
- 12. Wait for clock falling. Clock in stop bit.
- 13. Wait for clock high.
- 14. Validate data (stop bit 1, parity correct)

If a timeout timer expires, which could happen if the framing is bad, then an abort can be taken.

in	clk	Clock
in	reset_n	Active low reset
in	ps2_in	Pin values from the outside
out	ps2_out	Pin values to drive - 1 means float high, 0 means pull low
out	ps2_rx_data	PS2 receive data from the device, in parallel
in	divider	Clock divider input to generate approx 3us from clk

## 4.14 ps2\_host\_keyboard

#### **Files**

• file ps2\_host\_keyboard.cdl

PS2 interface converter for keyboard as host.

## 4.14.1 Detailed Description

## 4.14.2 Modules

4.14.2.1 module ps2\_host\_keyboard::ps2\_host\_keyboard ( clock *clk*, input bit *reset\_n*, input t\_ps2\_rx\_data *ps2\_rx\_data*, output t\_ps2\_key\_state *ps2\_key* )

Module to convert from PS2 receive data, from a host PS2 receive module, in to keyboard data (up/down, extended key).

An incoming valid byte helps build the result. An 0xe0 sets the <code>extended</code> bit. A 0xf0 sets the <code>released</code> bit. The rest set the <code>key</code> field, and <code>valid</code> out. <code>valid</code> is made in to a single cycle pulse.

in	clk	Clock
in	reset_n	Active low reset
in	ps2_rx_data	Receive data from a ps2_host module
out	ps2_key	PS2 key decoded

## 4.15 led\_seven\_segment

## **Files**

• file led\_seven\_segment.cdl

Simple module to support 7-segment hex display.

## 4.15.1 Detailed Description

## 4.15.2 Modules

4.15.2.1 module led\_seven\_segment::led\_seven\_segment ( input bit hex[4], output bit leds[7] )

Simple module to map a hex value to the LEDs required to make the appropriate symbol in a 7-segment display.

The module combinatorially takes in a hex value, and drives out 7 LED values.

in	hex	Hexadecimal to display on 7-segment LED
out	leds	1 for LED on, 0 for LED off, for segments a-g in bits 0-7

## 4.16 led ws2812 chain

#### **Files**

• file led ws2812 chain.cdl

'Neopixel' LED chain driver module

#### 4.16.1 Detailed Description

#### **4.16.2** Modules

4.16.2.1 module led\_ws2812\_chain::led\_ws2812\_chain ( clock *clk*, input bit *reset\_n*, input bit *divider\_400ns[8]*, output t led ws2812 request *led\_request*, input t led ws2812 data *led\_data*, output bit *led\_chain* )

A chain of any length of Neopixel LEDs can be driven by this module

The interface is a request/data interface; this module presents a *ready* request to the client, which then presents a valid 24-bit RGB data value. When the module takes the data it removes its *ready* request. The client keeps supplying data in response to the *ready* requests.

To terminate the chain the client supplies data with a *last* indication asserted.

To ease implementation of the client, the request includes a *first* indicator and an *led\_number* indicator - effectively a client can read a register file based on *led\_number* and drive *valid* when the data is valid, and *last* if led\_number matches the end of the register file.

This module copes with all of the requirements of the Neopixel chain, and it takes a constant clock input. To provide the correct frequency of data pin toggling to the Neopixels a clock divider value must be supplied, with the approximate number of clock ticks that make up 400ns (ideally 408ns).

The Neopixel WS2812 LED chains use a serial data stream with encoded clock to provide data to the LEDs.

If the LED chain data is held low for >50us then the stream performs a 'load to LEDs' - this transfers the serial data already loaded in to the LEDs to the actual LED drivers themselves.

Before loading the LEDs the chain should be fed data. The data is fed using a high/low data pulse per bit. The ratio high/low provides the data bit value.

A high/low of 1:2 provids a zero bit; a high/low of 1:2 provides a one bit. The total bit time should be 1.25us. Hence this logic requires a 1.25/3us, or roughly 400ns clock generator. This is performed using a clock divider and a user-supplied divide value, which will depend on the input clock frequency. For example, if the input clock frequency is 50MHz, which is a period of 20ns, then the divider should be set to 20.

The data is provided to the LEDs green, red then blue, most significant bit first, with 8 bits for each component.

The logic uses a simple state machine; when it is idle it will have no data in hand, and need data to feed in to the LED stream. At this point it requests a valid first LED data. When valid data is received into a buffer the state machine transitions to the data-in-hand state; it remains there until the data transmitter takes the data, when it either requests more data (as per idle), or if the last LED data was provided by the client, it moves to requests an LED load, and it waits in loading state until that completes. At this point it transitions back to idle, and the process restarts.

When there is valid LED data in the internal buffer the data transmitter can start; the data is transferred to the shift register, and it is driven out by the data transmitter to the LED chain one bit at a time.

in	clk	System clock - not the pin clock, which is derived from this
in	reset_n	Active low reset
in	divider_400ns	clock divider value to provide for generating a pulse every 400ns based on clk

out	led_request	LED data request, to get data from the next LED to light
in	led_data	LED data, for the requested led
out	led_chain	Data pin for LED chain, modulated by this module to drive LED settings

## 4.17 bbc csr interface

## 4.17.1 Detailed Description

#### **4.17.2** Modules

4.17.2.1 module bbc\_csr\_interface::bbc\_csr\_interface ( clock clk, input bit reset\_n, input t\_bbc\_csr\_request csr\_request, output t\_bbc\_csr\_response csr\_response, output t\_bbc\_csr\_access csr\_access, input t\_bbc\_csr\_access\_data csr\_read\_data, input bit csr\_select[16] )

This CSR interface is designed to provide a simple CSR access (select, read/write, address, data) to a client from a pipelined request from a master.

The initial design motiviation was to permit a pipelined CSR access from a master to a number of targets, to run off a single fast clock in an FPGA. This requires registering the read data in response to access requests, and registering the request to the targets; the simplest variant being a fixed latency master-to-target and a fixed latency target-to-master. The current design uses a valid/acknowledgement system to replace the fixed latency.

A valid request is received, and if it matches the field then the request is acknowledged. Since the master is a fair distance away, and the signal will not be removed until an is seen, the handshake is effectively: valid low, ack low; valid high, ack low; valid high, ack low; valid low, ack low.

Hence a valid request starts with valid high in, and ack out low. If this matches the select, then this interface responds with a single cycle of ack high, and the CSR access is performed.

The clock for the client must be based on the same clock as the master. However, it may be a derived clock - in which case the ack will appear to the master to be more than one clock cycle long. The master must manage this, by removing valid when it sees the ack, and waiting until it sees ack is low before starting another transaction.

Read transactions have a further stage, though, compared to writes. A read transaction will follow an 'ack' with a 'read\_data\_valid' cycle; if a master performs a read then the handshake will be: valid low, ack low; valid high, ack low; valid high, ack low, read\_data\_valid high (one target cycle); valid low, ack low.

In this case the master must again wait until it sees read\_data\_valid high and then low before starting a new transaction, to allow the target to use a derived clock.

in	clk	Clock for the CSR interface
in	csr_request	Pipelined csr request interface input
out	csr_response	Pipelined csr request interface response
out	csr_access	Registered CSR access request to client
in	csr_read_data	Read data valid combinatorially based on csr_access
in	csr_select	Hard-wired select value for the client

## 4.18 bbc\_display\_sram

#### **Files**

• file bbc\_display\_sram.cdl

BBC micro display to SRAM write interface module.

#### 4.18.1 Detailed Description

#### **4.18.2** Modules

4.18.2.1 module bbc\_display\_sram::bbc\_display\_sram ( clock clk, input bit reset\_n, input t\_bbc\_display display, output t\_bbc\_display\_sram\_write, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response)

#### **Parameters**

in	clk	Clock running at 2MHz
out	csr_response	This module mimics a monitor attached to the BBC video output, generating a
		stream of SRAM write requests as pixels are driven by the video output signals.

A regular video stream (from the BBC micro) runs at 2MHz with either 6 or 8 pixels per tick. On the BBC micro this is a pixel clock of either 16MHz or 12MHz.

The 't\_bbc\_display' indicates 1, 2, 4, 6 or 8 pixels per clock - but the interpretation here is for either 6 or 8 - since 1, 2 and 4 'pixels per clock' is the internal BBC pixels, which have been replicated on the bus. This should probably be fixed rather than explained.

The module is designed with a display input stage that manages vsync and hsync, and which then handles the 'back porch' for both vertical and horizontal blanking. The 'back porch' is the number of pixel clocks or scanlines that should not be captured following the detection of hsync/vsync respectively.

The display input stage then combines the input pixel data with the blanking for back porches to produce a validated pixel stream for the second stage of the module. Coupled to this are restart frame/line indicators.

For interlaced capture (which most monitors would be) the vsync will occur at different points in a line for even and odd fields. Even fields are SRAM addresses 0, 2, 4 (in 'line' terms), and odd fields are SRAM address 1, 3, 5 (again in 'line' terms). So the display input stage determines if a vsync corresponds to an odd or an even field.

The second stage is the SRAM data collation stage. This gathers the valid pixels from the display input stage into a shift register, and when 16 pixels are ready to be written they are passed to the SRAM write output stage. This SRAM data collation stage manages the SRAM addresses, resetting to the base address on a frame restart (plus a a single line of an odd field, interlaced), and incrementing the address on every write. A fixed number of SRAM writes is permitted per line (to set the captured display width). A fixed number of scanlines is permitted per frame (field).

Note that at the end of a line, for interlaced frames, the SRAM address is moved down by a line too, so that even fields do write to even 'lines' in SRAM, and odd lines just to the odd 'lines'.

## 4.19 bbc\_floppy\_sram

#### **Files**

• file bbc\_floppy\_sram.cdl

BBC micro floppy to SRAM read/write interface module.

## 4.19.1 Detailed Description

## **4.19.2** Modules

4.19.2.1 module bbc\_floppy\_sram::bbc\_floppy\_sram ( clock clk, input bit reset\_n, input t\_bbc\_floppy\_op floppy\_op, output t\_bbc\_floppy\_response floppy\_response, output t\_bbc\_floppy\_sram\_request, input t\_bbc\_floppy\_sram\_response sram\_response, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response)

	in	clk	Clock running at 2MHz
ſ	out	csr_response	This module provides an SRAM-fakeout of a set of floppy disks, tied to the
			BBC micro floppy disc controller.

## 4.20 bbc\_keyboard\_csr

## **Files**

• file bbc\_display\_sram.cdl

BBC micro display to SRAM write interface module.

## 4.20.1 Detailed Description

## **4.20.2** Modules

4.20.2.1 module bbc\_keyboard\_csr::bbc\_keyboard\_csr ( clock *clk*, input bit *reset\_n*, output t\_bbc\_keyboard *keyboard*, input bit *keyboard\_reset\_n*, input t\_csr\_request *csr\_request*, output t\_csr\_response *csr\_response* )

in	clk	Clock running at 2MHz
out	csr_response	This module provides a keyboard source from CSR writes

## 4.21 bbc\_keyboard\_ps2

## **Files**

• file bbc\_keyboard\_ps2.cdl

BBC micro keyboard from PS2 keys.

## 4.21.1 Detailed Description

## **4.21.2** Modules

4.21.2.1 module bbc\_keyboard\_ps2::bbc\_keyboard\_ps2 ( clock *clk*, input bit *reset\_n*, input t\_ps2\_key\_state *ps2\_key*, output t\_bbc\_keyboard *keyboard* )

in	clk	Clock of PS2 keyboard
out	keyboard	This module provides a BBC keyboard source from a PS2 keyboard, using a
		mapping ROM

4.22 bbc\_micro 33

## 4.22 bbc\_micro

#### **Files**

• file bbc\_micro.cdl

BBC microcomputer implementation module.

## 4.22.1 Detailed Description

#### **4.22.2** Modules

4.22.2.1 module bbc\_micro::bbc\_micro ( clock clk, input t\_bbc\_clock\_control clock\_control, output t\_bbc\_clock\_status clock\_status, input bit reset\_n, input t\_bbc\_keyboard keyboard, output t\_bbc\_display display, output bit keyboard\_reset\_n, output t\_bbc\_floppy\_op floppy\_op, input t\_bbc\_floppy\_response floppy\_response, input t\_bbc\_micro\_sram\_request host\_sram\_request, output t\_bbc\_micro\_sram\_response host\_sram\_response)

Clock that mirrors 2MHz falling - video data from RAM is valid at this edge, so used by CRTC, SAA5050 latches, SAA5050, vidproc

Clock that mirrors 1MHzE rising - 1MHz system clock - used by keyboard and SAA5050

Clock that mirrors 1MHzE falling, end of 1MHz CPU bus cycle, used by 6522, 6850, 6845, some latches

6502 clock, >=2MHz but extended when accessing 1MHz peripherals

in	clk	Clock at least at '4MHz' - CPU runs at least half of this
----	-----	---

## 4.23 bbc\_micro\_clocking

#### **Files**

• file bbc\_micro\_clocking.cdl

BBC microcomputer clock generation module.

## 4.23.1 Detailed Description

## 4.23.2 **Modules**

4.23.2.1 module bbc\_micro\_clocking::bbc\_micro\_clocking ( clock clk, input bit reset\_n, input t\_bbc\_clock\_status clock\_status, output t\_bbc\_clock\_control clock\_control, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response)

in	clk	4MHz clock in as a minimum
----	-----	----------------------------

## 4.24 bbc\_micro\_keyboard

## **Files**

• file bbc\_micro\_keyboard.cdl

BBC microcomputer keyboard module.

## 4.24.1 Detailed Description

## **4.24.2** Modules

4.24.2.1 module bbc\_micro\_keyboard::bbc\_micro\_keyboard ( clock *clk*, input bit *reset\_n*, output bit *reset\_out\_n*, input bit *keyboard\_enable\_n*, input bit *column\_select[4]*, input bit *row\_select[3]*, output bit *key\_in\_column\_pressed*, output bit *selected\_key\_pressed*, input t\_bbc\_keyboard *bbc\_keyboard* )

out	reset_out_n	From the Break key
in	keyboard	Asserted to make keyboard detection operate
	enable_n	
in	column_select	Wired to pa[4;0], and indicates which column of the keyboard matrix to access
in	row_select	Wired to pa[3;4], and indicates which row of the keyboard matrix to access
out	key_in_column	Wired to CA2, asserted if keyboard_enable_n and a key is pressed in the
	pressed	specified column (other than row 0)
out	selected_key	Asserted if keyboard_enable_n is asserted and the selected key is pressed
	pressed	

## 4.25 bbc\_micro\_rams

#### **Files**

• file bbc\_micro\_rams.cdl

BBC microcomputer RAMs module.

## 4.25.1 Detailed Description

## 4.25.2 Modules

4.25.2.1 module bbc\_micro\_rams::bbc\_micro\_rams ( clock clk, input bit reset\_n, input t\_bbc\_clock\_control clock\_control, input t\_bbc\_micro\_sram\_request host\_sram\_request, output t\_bbc\_micro\_sram\_response host\_sram\_response, input t\_bbc\_display\_sram\_write display\_sram\_write, input t\_bbc\_floppy\_sram\_request floppy\_sram\_request, output t\_bbc\_floppy\_sram\_response, output t\_bbc\_micro\_sram\_request bbc\_micro\_host\_sram\_request, input t\_bbc\_micro\_sram\_response bbc\_micro\_host\_sram\_response)

in	clk	4MHz clock in as a minimum
----	-----	----------------------------

## 4.26 bbc\_micro\_with\_rams

#### **Files**

• file bbc\_micro\_with\_rams.cdl

BBC microcomputer with RAMs module.

## 4.26.1 Detailed Description

## 4.26.2 Modules

4.26.2.1 module bbc\_micro\_with\_rams::bbc\_micro\_with\_rams ( clock clk, clock video\_clk, input bit reset\_n, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response, input t\_bbc\_micro\_sram\_request host\_sram\_request, output t\_bbc\_micro\_sram\_response host\_sram\_response, output t\_bbc\_display\_sram\_write display\_sram\_write, output t\_video\_bus video\_bus )

Clock that mirrors 2MHz falling - video data from RAM is valid at this edge, so used by CRTC, SAA5050 latches, SAA5050, vidproc

6502 clock, >=2MHz but extended when accessing 1MHz peripherals

in	clk	4MHz clock in as a minimum
----	-----	----------------------------

## 4.27 bbc\_vidproc

#### **Files**

• file bbc\_vidproc.cdl

BBC microcomputer video ULA CDL implementation.

## 4.27.1 Detailed Description

## 4.27.2 Modules

4.27.2.1 module bbc\_vidproc::bbc\_vidproc ( clock clk\_cpu, clock clk\_2MHz\_video, input bit reset\_n, input bit chip\_select\_n, input bit address, input bit cpu\_data\_in[8], input bit pixel\_data\_in[8], input bit disen, input bit invert\_n, input bit cursor, input bit saa5050\_red[6], input bit saa5050\_green[6], input bit saa5050\_blue[6], output bit crtc\_clock\_enable, output bit red[8], output bit green[8], output bit blue[8], output t\_bbc\_pixels\_per\_clock pixels\_valid\_per\_clock)

in	clk_cpu	2MHz bus clock
in	clk_2MHz_video	2MHz video
in	reset_n	Not present on the chip, but required for the model - power up reset
in	chip_select_n	Active low chip select
in	address	Valid with chip select
in	cpu_data_in	Data in (from CPU)
in	pixel_data_in	Data in (from SRAM)
in	disen	Asserted by CRTC if black output required (e.g. during sync)
in	invert_n	Asserted (low) if the output should be inverted (post-disen probably)
in	cursor	Asserted for first character of a cursor
in	saa5050_red	3 pixels in at 2MHz, red component, from teletext
in	saa5050_green	3 pixels in at 2MHz, green component, from teletext
in	saa5050_blue	3 pixels out at 2MHz, blue component, from teletext
out	crtc_clock	High for 2MHz, toggles for 1MHz - the 'character clock' - used also to determine
	enable	when the shift register is loaded
out	red	8 pixels out at 2MHz, red component
out	green	8 pixels out at 2MHz, green component
out	blue	8 pixels out at 2MHz, blue component

4.28 acia6850 39

## 4.28 acia6850

#### **Files**

• file acia6850.cdl

6850 async communications chip CDL implementation

## 4.28.1 Detailed Description

## 4.28.2 Modules

4.28.2.1 module acia6850::acia6850 ( clock *clk*, input bit *reset\_n*, input bit *read\_not\_write*, input bit *chip\_select[2]*, input bit *chip\_select\_n*, input bit *address*, input bit *data\_in[8]*, output bit *data\_out[8]*, output bit *irq\_n*, input bit *tx\_clk*, input bit *rx\_clk*, output bit *txd*, input bit *cts*, input bit *rxd*, output bit *data\_out[8]*, output bit *data\_out[8]*, output bit *data\_out[8]*, input bit *data\_out[8]*, output bit *data\_out[8]*, output bit *data\_out[8]*, output bit *data\_out[8]*, input bit *data\_out[8]*, output bit *data\_out[* 

in	clk	Clock that rises when the 'enable' of the 6850 completes - but a real clock for
		this model
in	read_not_write	Indicates a read transaction if asserted and chip selected
in	chip_select	Active high chip select
in	chip_select_n	Active low chip select
in	address	Changes during phase 1 (phi[0] high) with address to read or write
in	data_in	Data in (from CPU)
out	data_out	Read data out (to CPU)
out	irq_n	Active low interrupt
in	tx_clk	Clock used for transmit data - must be really about at most quarter the speed
		of clk
in	rx_clk	Clock used for receive data - must be really about at most quarter the speed
		of clk

## 4.29 via6522

#### **Files**

• file via6522.cdl

CDL implementation of a 6522 versatile interface adaptor (VIA)

## 4.29.1 Detailed Description

## 4.29.2 Modules

4.29.2.1 module via6522::via6522 ( clock *clk*, clock *clk\_io*, input bit *reset\_n*, input bit *read\_not\_write*, input bit *chip\_select*, input bit *chip\_select\_n*, input bit *address[4]*, input bit *data\_in[8]*, output bit *data\_out[8]*, output bit *irq\_n*, input bit *ca1*, input bit *ca2\_in*, output bit *ca2\_out*, output bit *pa\_out[8]*, input bit *pa\_in[8]*, input bit *cb1*, input bit *cb2\_in*, output bit *cb2\_out*, output bit *pb\_out[8]*, input bit *pb\_in[8]*)

## Control registers

in	clk	1MHz clock rising when bus cycle finishes
in	clk_io	1MHz clock rising when I/O should be captured - can be antiphase to clk
in	read_not_write	Indicates a read transaction if asserted and chip selected
in	chip_select	Active high chip select
in	chip_select_n	Active low chip select
in	address	Changes during phase 1 (phi[0] high) with address to read or write
in	data_in	Data in (from CPU)
out	data_out	Read data out (to CPU)
out	irq_n	Active low interrupt
in	ca1	Port a control 1 in
in	ca2_in	Port a control 2 in
out	ca2_out	Port a control 2 out
out	pa_out	Port a data out
in	pa_in	Port a data in
in	cb1	Port b control 1 in
in	cb2_in	Port b control 2 in
out	cb2_out	Port b control 2 out
out	pb_out	Port b data out
in	pb_in	Port b data in

4.30 fdc8271 41

#### 4.30 fdc8271

#### **Files**

· file fdc8271.cdl

CDL implementation of 8271 FDC.

#### 4.30.1 Detailed Description

#### **4.30.2** Modules

4.30.2.1 module fdc8271::fdc8271 ( clock clk, input bit reset\_n, input bit chip\_select\_n, input bit read\_n, input bit write\_n, input bit address[2], input bit data\_in[8], output bit data\_out[8], output bit irq\_n, output bit data\_req, input bit data\_ack\_n, output bit select[2], input bit ready[2], output bit fault\_reset, output bit write\_enable, output bit seek\_step, output bit direction, output bit load\_head, output bit low\_current, input bit track\_0\_n, input bit write\_protect\_n, input bit index\_n, output t\_bbc\_floppy\_op, input t\_bbc\_floppy\_response bbc\_floppy\_response)

Diskettes had a standard format, with up to 80 (or so) tracks, each with a fixed layout

Each track would 'start' at the index marker, with a sync gap; the track then contained 'N' sectors each with an ID, a sync gap, data and another sync gap.

At the end there would be a final gap - but not a sync gap. A sync gap is 8hff's followed by six 8h00's. The final gap is all 8hff.

What this means is that effectively a track is 1's until the first sector Each sector is 48 0's, then a sector ID (which starts with a 1) followed by 1's with about 48 0's separating the ID from the sector data. The sector data starts with a single marker byte (starting with a 1) followed by the data and a CRC, followed by 1's.

The 48 0's may not always be 48, and the 1's may vary too - these are effectively start/stop regions, which can be encroached on by variations in disk speed.

Bytes on the disk are stored with a high clock pulse every 4us, and a low or high data pulse in the middle (i.e. after 2us).

Each bit on the disk is normally 4us, and a track is notionally 8\*5,208 bits, so 166,656us (basically 1/6th of a second). This is because the disk spins at 360rpm, 6rps. At 4us/bit, a byte is read a 32us/byte - this is the NMI response time.

Note that the index markers have gapped clocks, to identify them properly - but the data is guaranteed to have ones, so the disk will not have just zeros for the index markers.

A simple implementation of a disk system might just support the sector data with a fixed number of sectors. However, for more flexibility (and perhaps ease of hardware implementation here) an alternative approach can be taken. This is to have a sector descriptor memory, as well as a disk data memory.

The sector descriptor memory is indexed by track and sector number. Supporting up to 16 sectors per track means that a sector descriptor memory is addressed by {track[7;0], sector[4;0]} - an 11-bit address. The sector descriptor memory is indexed by physical sector - i.e. the position on the track. The sector descriptor memory contains the sector's logical sector number.

The sector descriptor (64 bits) must contain:

bit indicating it is valid (so that a max number of sectors <16 can be used) start address in disk data memory of sector data (excluding the bottom 7 bits must be zero, since sectors are always a multiple of 128 bytes)

id address mark for sector (8 bits) (8hFE, clock pattern 8hc7) track number (7 bits) head number (1 bit) sector number (4 bits) sector length (2 bits, 0=>128, 1=>256, 2=>512, 3=>1024) disk data address mark (8 bits) (8hFB valid, 8hf8 deleted data) (in the sector data itself on the disk) bit indicating ID has bad CRC bit indicating data has bad CRC

A disk descriptor then needs a base address of sector descriptor data, a base address of disk data memory, a

number of tracks. For emulation purposes, the disk descriptor also includes details on how realistic the timing should be. It should also have a 'valid' bit (0 if disk not loaded), and a 'write protect' bit

The NMI code is: 7 (NMI brk) 3 0xd00 PHA 4 0xd01 LDA &FE28 ;; FDC Status/Command 2 0xd04 AND #&1F 2 0xd06 CMP #&03 2 0xd08 BNE LBCBA ... error handling 4 0xd0a LDA &FE2B ;; FDC Data 4 0xd0d STA &FFFF ;; Replaced with destination address 6 0xd10 INC 0xD0E 3 0xd13 BNE 0xd18

0xd15 INC 0xD0F 4 0xd18 PLA 6 0xd19 RTI

```
Total of 47 cycles, or 23.5us per byte for data transfers
On a real drive, each track has 5208 bytes.
  index mark
  post-index gap, 32 bytes (26 0xff, 6 0x00 sync)
  Numsectors * { id field, 7 bytes; post-id field gap 17 bytes (11 0xff, 6 0x00 sync); data field (n bytes); retrailing gap (40 0xff, 6 0x00 sync)
id field is:
  id address mark
  track address (00-74, officially in 8271)
  head address (0 or 1)
  sector address (01-26)
  sector length (0=>128, 1=>256, 2=>512)
  2 bytes CRC
data field is:
  data address mark
  N bytes data
  2 byte CRC
Command
command
Parameter
parameter
Write action
action
Status read
status
```

Result read

result

Seek track

track

Seek sector id

track

sector

Load head

track

Find index

track

Read id

track

Read data

track

4.30 fdc8271 43

sector

in	clk	
in	reset_n	8271 has an active high reset, but
in	chip_select_n	Active low chip select
in	read_n	Indicates a read transaction if asserted and chip selected
in	write_n	Indicates a write transaction if asserted and chip selected
in	address	Address of register being accessed
in	data_in	Data in (from CPU)
out	data_out	Read data out (to CPU)
out	irq_n	Was INT on the 8271, but that means something else now; active low interrupt
out	data_req	
in	data_ack_n	
out	select	drive select
in	ready	drive ready
out	fault_reset	
out	write_enable	High if the drive should write data
out	seek_step	High if the drive should step
out	direction	Direction of step
out	load_head	Enable drive head
out	low_current	Asserted for track>=43
in	track_0_n	Asserted low if the selected drive is on track 0
in	write_protect_n	Asserted low if the selected drive is write-protected
in	index_n	Asserted low if the selected drive photodiode indicates start of track
out	bbc_floppy_op	Model drive operation, including write data
in	bbc_floppy	Parallel data read, specific to the model
	response	

4.31 dprintf 45

## 4.31 dprintf

#### **Files**

· file dprintf.cdl

Debug text formatter.

#### 4.31.1 Detailed Description

#### 4.31.2 Modules

4.31.2.1 module dprintf::dprintf ( clock clk, input bit reset\_n, input t\_dprintf\_req, output bit dprintf\_ack, output t\_dprintf\_byte dprintf\_byte )

This module that takes an input debug request and converts it in to a stream of bytes. The debug request is similar to a 'printf' string, in that it allows formatted data.

A request is effectively a bytestream with an SRAM address. The byte stream consists of ASCII characters plus potentially 'video control' characters - all in the range 1 to 127, plus control codes of 0 or 128 to 255.

The code 0 is just skipped; it allows for simple alignment of data in the dprintf request.

A code of 128 to 191 is a zero-padded hex format field. The encoding is 8h10xxssss; x is unused, and the size ss is 0-f, indicating 1 to 16 following nybbles are data (msb first). The data follows in the succeeding bytes.

A code of 192 to 154 is a space-padded decimal format field. The The encoding is 8h11ppppss; the *size* is 0-3 for 1 to 4 bytes of data, in the succeeding bytes. The *padding* (pppp) is zero for no padding; 1 forces the string to be at least 2 characters long (prepadded with space if required); 2 is pad to 3 characters, and so on. The maximum padding is to a ten character output (pppp of 9).

A code of 255 terminates the string.

in	clk	Clock for data in and display SRAM write out
in	dprintf_req	Debug printf request
out	dprintf_ack	Debug printf acknowledge
out	dprintf_byte	Byte to output

4.32 dprintf\_2\_mux

4.33 dprintf\_4\_mux 47

4.33 dprintf\_4\_mux

## 4.34 generic\_valid\_ack\_mux

#### **Files**

• file generic\_valid\_ack\_mux.cdl

A generic valid/ack multiplexer to combine buses with valid/ack protocol.

## 4.34.1 Detailed Description

#### 4.34.2 **Modules**

4.34.2.1 module generic\_valid\_ack\_mux::generic\_valid\_ack\_mux ( clock clk, input bit reset\_n, input gt\_generic\_valid\_req req\_a, input gt\_generic\_valid\_req req\_b, output bit ack\_a, output bit ack\_b, output gt\_generic\_valid\_req req, input bit ack )

Generic multiplexer for two identical requesters (with a valid signal each), to arbitrate for an output request, with a response with an 'ack' signal.

This module may be used with a different type (using type remapping) to generate a specific multiplexer for two validated requests, which have just an ack in response (e.g. the teletext dprintf requests).

The module registers its output request; it remembers which requester it consumed from last, and will preferentially consue from the other port next - hence supplying some degree of fairness.

When its output is not valid, or is being acknowledged, it may take a new request from one of the two requesting masters, using the desired priority. It will also then acknowledge that requester.

If its output is valid and is not acknowledged, then it will not consumer another request.

in	clk	Clock for logic
in	reset_n	Active low reset
in	req_a	Request from upstream 'A' port, which must have a valid bit
in	req_b	Request from upstream 'B' port, which must have a valid bit
out	ack_a	Acknowledge to upstream 'A' port
out	ack_b	Acknowledge to upstream 'B' port
out	req	Request out downstream, which must have a valid bit
in	ack	Acknowledge from downstream

## 4.35 hysteresis switch

#### **Files**

· file hysteresis\_switch.cdl

A hystersis detector using counter pairs.

### 4.35.1 Detailed Description

#### 4.35.2 Modules

4.35.2.1 module hysteresis\_switch::hysteresis\_switch ( clock clk, input bit reset\_n, input bit clk\_enable, input bit input\_value, output bit output\_value, input bit filter\_period[16], input bit filter\_level[16])

CDL implementation of a module that takes an input signal and notionally keeps a count of cycles that the input is low, and cycles that the input is high; using these counters it makes a decision on the real value of the output, using hysteresis.

Since infinite history is not sensible and the counters cannot run indefinitely without overflow anyway, the counters divide by 2 on a configurable divider (effectively filtering the input stream).

The two notional counters are *cycles\_low* and *cycles\_high*.

To switch to a 'high' output from a current 'low' output requires the *cycles\_high* - *cycles\_low* to be greater than half of the filter period.

To switch to a 'low' output from a current 'high' output requires the *cycles\_high* - *cycles\_low* to be less than minus half of the filter period.

Hence a n+1 bit difference would need to be maintained for *cycles\_high* and *cycles\_low*. This difference would increase by 1 if the input is high, and decrease by 1 if the input is low.

Hence an actual implementation can maintain an up/down counter *cycles\_diff*, which is divided by 2 every filter period, and which is incremented on input of 1, and decremented on input of 0.

When the output is low and the *cycles\_diff* is > half the filter period the output shifts to high.

When the output is high and the *cycles\_diff* is < -half the filter period the output shifts to low. Clock for all the logic, based on an enable in

in	clk	Clock for the module
in	reset_n	Active low reset
in	clk_enable	Assert to enable the internal clock; this permits I/O switches to easily use a
		slower clock
in	input_value	Input pin level, to apply hysteresis to
out	output_value	Output level, after hysteresis
in	filter_period	Period over which to filter the input - the larger the value, the longer it takes to
		switch, but the more glitches are removed
in	filter_level	Value to exceed to switch output levels - the larger the value, the larger the
		hysteresis; must be less than 2*filter_period

## 4.36 crtc6845

#### **Files**

• file crtc6845.cdl

CDL implementation of 6845 CRTC.

## 4.36.1 Detailed Description

## 4.36.2 Modules

4.36.2.1 module crtc6845::crtc6845 ( clock clk\_2MHz, clock clk\_1MHz, input bit reset\_n, output bit ma[14], output bit ra[5], input bit read\_not\_write, input bit chip\_select\_n, input bit rs, input bit data\_in[8], output bit data\_out[8], input bit lpstb\_n, input bit crtc\_clock\_enable, output bit de, output bit cursor, output bit hsync, output bit vsync)

This is an implementation of the Motorola 6845 CRTC, which was used in the BBC microcomputer for sync and video memory address generation.

in	clk_2MHz	2MHz clock that runs the memory interface and video sync output
in	clk_1MHz	Clock that rises when the 'enable' of the 6845 completes - but a real clock for
		this model - used for the CPU interface
in	reset_n	Active low reset
out	ma	Memory address
out	ra	Row address
in	read_not_write	Indicates a read transaction if asserted and chip selected
in	chip_select_n	Active low chip select
in	rs	Register select - address line really
in	data_in	Data in (from CPU) for writing
out	data_out	Data out (to CPU) for reading
in	lpstb_n	Light pen strobe input, used to capture the memory address of the display
		when the CRT passes it; not much use nowadays
in	crtc_clock	An enable for clk_2MHz for the character clock - on the real chip this is actually
	enable	a clock
out	de	Display enable output, asserted during horizontal display when vertical display
		is also permitted
out	cursor	Driven when the cursor is configured and the cursor address is matched
out	hsync	Horizontal sync strobe, of configurable position and width
out	vsync	Vertical sync strobe, of configurable position and width

4.37 framebuffer 51

#### 4.37 framebuffer

#### **Files**

· file framebuffer.cdl

Framebuffer module with separate display and video sides.

#### 4.37.1 Detailed Description

#### 4.37.2 Modules

4.37.2.1 module framebuffer::framebuffer ( clock csr\_clk, clock sram\_clk, clock video\_clk, input bit reset\_n, input t\_bbc\_display\_sram\_write display\_sram\_write, output t\_video\_bus video\_bus, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response, input bit csr\_select[16])

#### **Parameters**

in	csr_clk	Clock for CSR reads/writes
in	sram_clk	SRAM write clock, with frame buffer data
in	video_clk	Video clock, used to generate vsync, hsync, data out, etc
in	csr_select	This is a module that takes SRAM writes into a framebuffer, and includes a
		mapping to a dual-port SRAM (write on one side, read on the other), where
		the video side drives out vsync, hsync, data enable and pixel data.

The video side is asynchronous to the SRAM write side.

The video output side has a programmable horizontal period that starts with hsync high for one clock, and then has a programmable back porch, followed by a programmable number of pixels (with data out enabled only if on the correct vertical portion of the display), followed by a programmable front porch, repeating.

The video output side has a programmable vertical period that is in units of horizontal period; it starts with vsync high for one horizontal period, and then has a programmable front porch, followed by a programmable number of displayed lined, followed by a programmable front porch, repeating.

The video output start at a programmable base address in SRAM; moving down a line adds a programmable amount to the address in SRAM.

The framebuffer uses a *framebuffer\_timing* module to generate video sync signals and other controls.

The module generates output pixel data from a shift register and a data buffer that fill from an internal dual-port SRAM, using the video timing.

The SRAM is filled with SRAM write requests, using a different clock to the video generation.

## 4.38 framebuffer\_teletext

#### **Files**

• file framebuffer\_teletext.cdl

Teletext framebuffer module with separate write and video sides.

## 4.38.1 Detailed Description

## 4.38.2 Modules

4.38.2.1 module framebuffer\_teletext::framebuffer\_teletext ( clock csr\_clk, clock sram\_clk, clock video\_clk, input bit reset\_n, input t\_bbc\_display\_sram\_write display\_sram\_write, output t\_video\_bus video\_bus, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response)

in	csr_clk	Clock for CSR reads/writes
in	sram_clk	SRAM write clock, with frame buffer data
in	video_clk	Video clock, used to generate vsync, hsync, data out, etc
out	csr_response	

## 4.39 framebuffer\_timing

#### **Files**

• file framebuffer\_timing.cdl

Framebuffer timing module to create sync and display signals.

## 4.39.1 Detailed Description

## 4.39.2 Modules

4.39.2.1 module framebuffer\_timing::framebuffer\_timing ( clock csr\_clk, clock video\_clk, input bit reset\_n, output t\_video\_timing video\_timing, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response, input bit csr\_select[16])

This module generates v\_sync, h\_sync and display\_enable for a framebuffer, using configurable timings.

in	csr_clk	Clock for CSR reads/writes
in	video_clk	Video clock, used to generate vsync, hsync, data out, etc
in	reset_n	Active low reset
out	video_timing	Video timing outputs
in	csr_request	Pipelined CSR request interface to control the module
out	csr_response	Pipelined CSR response interface to control the module
in	csr_select	CSR select value to target this module on the CSR interface

## 4.40 saa5050

#### **Files**

• file saa5050.cdl

CDL implementation of Mullard SAA5050.

## 4.40.1 Detailed Description

## 4.40.2 Modules

4.40.2.1 module saa5050::saa5050 ( clock clk\_2MHz, input bit clk\_1MHz\_enable, input bit reset\_n, input bit superimpose\_n, input bit data\_n, input bit data\_in[7], input bit dlim, input bit glr, input bit dew, input bit crs, input bit bcs\_n, output bit tlc\_n, input bit lose, input bit po, output bit red[6], output bit green[6], output bit blan, input t\_bbc\_micro\_sram\_request host\_sram\_request)

This module instantiates the *teletext* module to provide a teletext decoder that is compatible with the SAA5050 as it is used in the BBC microcomputer (i.e. some features of the chip are not supported, such as superimpose).

in	clk_2MHz	Supposedly 6MHz pixel clock (TR6), except we use 2MHz and deliver 3 pixels
		per tick; rising edge should be coincident with clk_1MHz edges
in	clk_1MHz	Clock enable high for clk_2MHz when the SAA's 1MHz would normally tick
	enable	
in	reset_n	Active low reset
in	superimpose_n	Not implemented
in	data_n	Serial data in, not implemented
in	data_in	Parallel character data in
in	dlim	Not implemented, clocks serial data in somehow
in	glr	General line reset, can be tied to hsync - assert once per line before data
		comes in
in	dew	Data entry window - used to determine flashing rate and resets the ROM de-
		coders - can be tied to vsync
in	crs	Character rounding select - drive high on even interlace fields to enable use of
		rounded character data (kinda indicates 'half line')
in	bcs_n	Assert (low) to enable double-height characters (?)
out	tlc_n	Asserted (low) when double-height characters occur (?)
in	lose	Load output shift register enable - must be low before start of character data
		in a scanline, rising with (or one tick earlier?) the data; changes off falling F1,
		rising clk_1MHz
in	de	Display enable
in	ро	Picture on
out	red	Red pixels out, 6 per 2MHz clock tick
out	green	Green pixels out, 6 per 2MHz clock tick
out	blue	Blue pixels out, 6 per 2MHz clock tick
out	blan	Not implemented
in	host_sram	Write only, writes on clk_2MHz rising, acknowledge must be handled by su-
	request	permodule

4.41 teletext 55

#### 4.41 teletext

#### **Files**

· file teletext.cdl

CDL implementation of a teletext decoder.

#### 4.41.1 Detailed Description

#### **4.41.2 Modules**

4.41.2.1 module teletext::teletext ( clock *clk*, input bit *reset\_n*, input t\_teletext\_character *character*, input t\_teletext\_timings *timings*, output t\_teletext\_rom\_access *rom\_access*, input bit *rom\_data[45]*, output t\_teletext\_pixels *pixels*)

This is an implementation of the core of a presentation level 1.0 teletext decoder, for arbitrary sized teletext output displays.

The output is supplied at 12 pixels per clock (one character width) The input is a byte of per clock of character data.

The implementation does not currently support double width or double size characters - they are not presentation level 1.0 features.

Teletext characters are displayed from a 12x20 grid. The ROM characters have two background rows, and then are displayed with 2 background pixels on the left, and then 10 pixels from the ROM The ROM is actually 5x9, and it is doubled to 10x18.

The type of pixel doubling is controlled with the *timings* input. It can be pure doubling, or smoothed. Some outputs may not want to use the doubling, for which the best approach is to request only even scanlines (in the *timings*) and to not smoothe, and then to select alternate pixel color values from the output bus.

#### **Doubling**

Doubling without smoothing can be achieved be true doubling of pixels

A simple smoothing can be performed for a pixel depending on its NSEW neighbors:

```
|NN|
|NN|
WW|ab|EE
WW|cd|EE
|SS|
```

a is filled if the pixel is filled itself, or if N&W b is filled if the pixel is filled itself, or if N&E c is filled if the pixel is filled itself, or if S&W d is filled if the pixel is filled itself, or if S&E Hence one would get:

#### smoothed to:

Or, without intervening lines:

```
| . . * * * * * * . . |
| . . * * * * * * . . |
| * * . . . * * * * * |
| * * . . . * * * * * * |
| . . * * . . . . * * |
```

smoothed to:

```
| . . * * * * * . . |
| . * * * * * * * . . |
| * * * . . . * * * * * |
| * * * . . . * * * * * |
| . * * * . . . . * * * |
```

So for even scanlines ('a' and 'b') the smoother needs row n and row n-1.

```
a is set if n[x] or n[x-left]&(n-1)[x]
```

b is set if n[x] or n[x-right]&(n-1)[x]

For odd scanlines ('c' and 'd') the smoother needs row n and row n+1.

```
c is set if n[x] or n[x-left]&(n+1)[x]
```

d is set if n[x] or n[x-right]&(n+1)[x]

This method has the unfortunate impact of smoothing two crossing lines, such as a plus:

```
| . . . . * * . . . . |
                       |....**....|
|....**....|
                        |....**....|
| . . . . * * . . . . |
                        |...****...|
| * * * * * * * * * |
                        | * * * * * * * * * |
| * * * * * * * * * |
                        | * * * * * * * * * |
| . . . . * * . . . . |
                        |...****...|
|....*
                        |....**....|
| . . . . * * . . . . |
                        | . . . . * * . . . . |
                        |....**....|
```

Hence a better smoothing can be performed for a pixel depending on all its neighbors:

```
| NW | NN | NE |
| NN | |
| WW | ab | EE |
| WW | cd | EE |
| SS | |
| SW | SS | SE |
```

a is filled if the pixel is filled itself, or if (N&W) but not NW b is filled if the pixel is filled itself, or if (N&E) but not NE c is filled if the pixel is filled itself, or if (S&W) but not SW d is filled if the pixel is filled itself, or if (S&E) but not SE Hence one would get:

4.41 teletext 57

#### smoothed to:

#### Or, without intervening lines:

```
| . . * * * * * . . |
| . . * * * * * * . . |
| * * . . . . * * * * |
| * * . . . . * * * * |
| . . * * . . . . * * |
```

#### smoothed to:

```
| . . * * * * * . . |
| . * * * * * * . . |
| * * * . . . * * * * |
| * * * . . . * * * * |
| . * * * . . . . * * |
```

So for even scanlines ('a' and 'b') the smoother needs row n and row n-1.

```
a is set if n[x] or (n[x-left]&(n-1)[x]) &\sim (n-1)[x-left] b is set if n[x] or (n[x-right]&(n-1)[x]) &\sim (n-1)[x-right] For odd scanlines ('c' and 'd') the smoother needs row n and row n+1. c is set if n[x] or (n[x-left]&(n+1)[x]) &\sim (n+1)[x-left] d is set if n[x] or (n[x-right]&(n+1)[x]) &\sim (n+1)[x-left]
```

#### Graphics

Graphics characters are 6 blobs on a 6x10 grid (contiguous, separated):

in	clk	Character clock
in	reset_n	Active low reset
in	character	Parallel character data in, with valid signal
in	timings	Timings for the scanline, row, etc
out	rom_access	Teletext ROM access, registered output
in	rom_data	Teletext ROM data, valid in cycle after rom_access
out	pixels	Output pixels, three clock ticks delayed from valid data in

# **Chapter 5**

# **Header Files**

## 5.1 cdl/inc/apb.h File Reference

Types for the APB bus.

### 5.1.1 Detailed Description

Types for the APB bus. Copyright (C) 2016-2017, Gavin J Stark. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Header file for the types for an APB bus, but no modules

### **Data Structures**

- struct t\_apb\_request
- struct t\_apb\_response
- struct t\_apb\_processor\_response
- struct t\_apb\_processor\_request
- struct t\_apb\_rom\_request

#### 5.1.2 Data Structure Documentation

### 5.1.2.1 struct t\_apb\_request

#### **Data Fields**

bit[32]	paddr	
bit	penable	
bit	psel	

60 Header Files

bit[32]	pwdata	
bit	pwrite	

#### 5.1.2.2 struct t\_apb\_response

#### **Data Fields**

bit	perr	
bit[32]	prdata	
bit	pready	

## 5.1.2.3 struct t\_apb\_processor\_response

#### **Data Fields**

bit	acknowledge	
bit	rom_busy	

## 5.1.2.4 struct t\_apb\_processor\_request

#### **Data Fields**

bit[16]	address	
bit	valid	

## 5.1.2.5 struct t\_apb\_rom\_request

### **Data Fields**

bit[16]	address	
bit	enable	

#### 5.1.3 Modules

5.1.3.1 module apb\_processor ( clock clk, input bit reset\_n, input t\_apb\_processor\_request apb\_processor\_request, output t\_apb\_processor\_response apb\_processor\_response, output t\_apb\_request, input t\_apb\_response apb\_response, output t\_apb\_rom\_request, input bit rom\_data[40] )

#### **Parameters**

in	clk	Clock for the CSR interface; a superset of all targets clock
out	apb_request	Pipelined csr request interface output
in	apb_response	Pipelined csr request interface response

## 5.2 cdl/inc/apb\_peripherals.h File Reference

Modules of various simple APB peripherals.

## 5.2.1 Detailed Description

Modules of various simple APB peripherals. Copyright (C) 2016-2017, Gavin J Stark. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Header file for the modules for some very simple APB peripherals

# 5.2.2 Modules

5.2.2.1 module apb\_target\_gpio ( clock clk, input bit reset\_n, input t\_apb\_request apb\_request, output t\_apb\_response apb\_response, output bit gpio\_output[16], output bit gpio\_output\_enable[16], input bit gpio\_input[16], output bit gpio\_input\_event )

#### **Parameters**

clk	System clock
reset_n	Active low reset
apb_request	APB request
apb_response	APB response

5.2.2.2 module apb\_target\_timer ( clock clk, input bit reset\_n, input t\_apb\_request apb\_request, output t\_apb\_response apb\_response, output bit timer\_equalled[3])

# **Parameters**

in	clk	System clock
in	reset_n	Active low reset
in	apb_request	APB request
out	apb_response	APB response

# 5.3 cdl/inc/bbc\_micro\_types.h File Reference

BBC micro types header file for CDL.

# 5.3.1 Detailed Description

BBC micro types header file for CDL. Copyright (C) 2016-2017, Gavin J Stark. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Header file for the types shared by more than one CDL module for the BBC micro implementation

## **Data Structures**

```
struct t_bbc_keyboard
struct t_bbc_display
struct t_bbc_display_sram_write
struct t_bbc_floppy_sector_id
struct t_bbc_floppy_op
struct t_bbc_floppy_response
struct t_bbc_floppy_sram_request
struct t_bbc_floppy_sram_response
struct t_bbc_clock_control
struct t_bbc_clock_status
struct t_bbc_micro_sram_response
struct t_bbc_micro_sram_response
struct t_bbc_micro_sram_response
struct t_video_bus
```

## **Enumerations**

```
enum t bbc pixels per clock {
 bbc ppc 1,
 bbc_ppc_2,
 bbc_ppc_4,
 bbc ppc 6,
 bbc_ppc_8 }
enum t_bbc_csr_select {
 bbc csr_select_clocks = 0,
 bbc_csr_select_display = 1,
 bbc csr select floppy = 2,
 bbc csr select keyboard = 3,
 bbc csr select framebuffer = 4 }
enum t_bbc_sram_select {
 bbc sram select micro = 0,
 bbc_sram_select_display = 1,
 bbc_sram_select_floppy = 2,
 bbc_sram_select_cpu = 16,
 bbc sram select cpu ram 0 = 16,
 bbc_sram_select_cpu_ram_1 = 17,
 bbc sram select cpu os = 18,
 bbc sram select cpu teletext = 20,
 bbc sram select cpu rom 0 = 24,
 bbc_sram_select_cpu_rom_1 = 25,
 bbc_sram_select_cpu_rom_2 = 26,
 bbc_sram_select_cpu_rom_3 = 27 }
```

# 5.3.2 Data Structure Documentation

# 5.3.2.1 struct t\_bbc\_keyboard

The BBC keyboard consists of a keyboard matrix with ten columns of eight rows of keys. The columns can be individually powered, and then the eight rows can be read as a byte to see which of the column's keys is pressed. There is an additional 'Break' key that is independent of the keyboard matrix, that provides a reset signal to the motherboard.

This structure is used to pass the keyboard state in to the BBC micro implementation - since an ASIC of FPGA does not contain a physical keyboard, the key pressed information needs to be conveyed over a bus from outside. This structure permits this.

#### **Data Fields**

bit[64]	keys_down	
	cols_0_to_7	
bit[16]	keys_down	
	cols_8_to_9	
bit	reset_pressed	

# 5.3.2.2 struct t\_bbc\_display

The BBC micro output from its video ULA is separate red, green and blue pixel data, and sync signals. This structure conveys this information out of the BBC implementation, plus the number of pixels per clock, so that the display interface may be clocked at 2MHz. For modes where there are fewer than 8 pixels per clock, the red, green and blue data is replicated throughout the bus - so the only real need for pixels\_per\_clock is to indicate if the pixel clock rate is 12MHz or 16MHz (it is 12MHz if bbc\_ppc\_6)

#### **Data Fields**

bit[8]	blue	
bit	clock_enable	
bit[8]	green	
bit	hsync	
t_bbc_pixels per_clock	pixels_per_clock	
per_clock		
bit[8]	red	
bit	vsync	

# 5.3.2.3 struct t\_bbc\_display\_sram\_write

To ease implementation of display framebuffers in target hardware there is a CDL module supplied called 'bbc\_display\_sram'. This module converts from a t\_bbc\_display structure to a 3bpp frame buffer (RGB per pixel). The output from this module is therefore a stream of SRAM write transactions, each of 16 pixels.

The module itself is configured through a CSR request interface to set the base address of the frame buffer (amongst other things).

This bus does not have an equivalent 'response' bus; there is no way to back-pressure the BBC video subsystem, hence no way to back-pressure the display SRAM writes.

#### **Data Fields**

bit[16]	address	
bit[48]	data	
bit	enable	

# 5.3.2.4 struct t\_bbc\_floppy\_sector\_id

This structure is used in the request and response to a floppy drive from the FDC (floppy disc controller), for the ID read/written to a sector.

Each sector on a floppy has a descriptor that includes byte fields for the head, logical sector number, and the head/sector length and, and a CRC - and the sector data has its own CRC.

This structure fits into 32 bits, so a 32-bit wide SRAM can store this data.

#### **Data Fields**

bit	bad_crc	
bit	bad_data_crc	
bit	deleted_data	
bit	head	
bit[2]	sector_length	
bit[6]	sector_number	
bit[7]	track	

#### 5.3.2.5 struct t\_bbc\_floppy\_op

The floppy op structure is used to convey a floppy operation from the FDC to the floppy drive; it is effectively an internal set of signals that are driven inside the FDC to the floppy controller, which converts them to analog data or other control signals to the floppy drive interface.

The structure has no 'valid' signal - it is valid on every clock tick. However, control signals are required to toggle on and toggle off - it is the 'rising edge' of step out, step in, next id, read data enable, etc that cause those to occur.

step\_out and step\_in are mutually exclusive; step\_out moves the head out towards the outer rim of the disc, which is where track 0 is.

next\_id is asserted if the drive should read the next sector ID (in reality waiting for the disc to spin round until a sector id descriptors is decoded from the surface) from the disc. In response to this, some time later, a floppy response with a valid sector\_id should be presented.

read\_data\_enable is asserted if the next word (32 bits) of sector data should be read from the disc surface. This should only be asserted after a 'next\_id', or after a previous 'read\_data\_enable'. After a 'next\_id' it causes the first data word of the sector for which the sector id was returned; otherwise it continues data from that sector.

write\_data\_enable and write\_data are not currently used. They should be used to write the data after a 'next\_id' has been asserted, at 32 bits per write.

write\_sector\_id\_enable and sector\_id are not currently used. They should be used to write the sector id data for a sector. This is generally done on a floppy disc controller only when formatting a track, and so in fact may never be implemented (if formatting is assumed to be hard as opposed to soft).

#### Data Fields

bit	next_id	
bit	read_data	
	enable	
t_bbc_floppy	sector_id	
sector_id		
bit	step_in	
bit	step_out	
bit[32]	write_data	
bit	write_data	
	enable	
bit	write_sector_id-	
	_enable	

# 5.3.2.6 struct t\_bbc\_floppy\_response

The floppy response structure conveys data back from the floppy drive interface to the FDC in response to the floppy operation.

sector\_id\_valid is asserted for a single clock tick in conjunction with valid sector\_id data in response to a 'next\_id' rising edge in the floppy operation; this may occur any number of clock ticks after the request, and in the intervening period no other requests are permitted.

read\_data\_valid is asserted for a single clock tick in conjunction with valid read\_data in response to a 'read\_data\_enable' floppy operation; this may occur any number of clock ticks after the request, and in the intervening period no other requests are permitted.

index is asserted if the latest sector\_id is the first physical sector of the track - i.e. if the 'index hole' on the floppy disc is at that point. On a real floppy disc the index hole need not be anywhere near an actual valid sector data field, but for the emulation the index value is valid for the whole of the period from one sector\_id\_valid to the next.

track\_zero is asserted if the current track is track zero. This becomes asserted when the drive is 'stepped out' to the outermost track (i.e. the physical track number is decremented to 0).

disk\_ready is asserted if there is a floppy in the drive.

write protect is asserted if the floppy in the drive has a write protect tab on it.

## **Data Fields**

bit	disk_ready	
bit	index	
bit[32]	read_data	
bit	read_data_valid	
t_bbc_floppy	sector_id	
sector_id		
bit	sector_id_valid	
bit	track_zero	
bit	write_protect	

#### 5.3.2.7 struct t\_bbc\_floppy\_sram\_request

To implement the floppy drive there is a CDL implementation which takes floppy operations and converts them to SRAM reads (and writes); this is a standard SRAM access request interface.

#### **Data Fields**

bit[20]	address	
bit	enable	
bit	read_not_write	
bit[32]	write_data	

#### 5.3.2.8 struct t\_bbc\_floppy\_sram\_response

The CDL implementation for the floppy drive uses this as a response

· ack asserts to acknowledge a read or write request, and valid read data is returned with data valid.

## **Data Fields**

bit	ack	
bit[32]	read_data	
bit	read_data_valid	

# 5.3.2.9 struct t\_bbc\_clock\_control

This structure conveys clock gating and reset information to the BBC micro CDL implementation and various peripherals and other logic. Other modules require it to determine when to clock: for example, the floppy disc controller clocks on the CPU clock, so the interface from this module to its SRAM also clocks at the same edges (i.e. clk gated by enable\_cpu).

#### **Data Fields**

bit[4]	debug	
bit	enable_1MHz	Asserted if the rising edge of 'clk' should also be a falling '1MHz' clock
	falling	edge
bit	enable_1MHz	Asserted if the rising edge of 'clk' should also be a rising '1MHz' clock
	rising	edge
bit	enable_2MHz	Asserted if the rising edge of 'clk' should also be a rising video '2MHz'
	video	clock edge
bit	enable_cpu	Asserted if the rising edge of 'clk' should also be a rising CPU clock edge
bit[2]	phi	Phase of BBC 6502 clock operation - in a real BBC micro this comes
		from the CPU
bit	reset_cpu	Asserted if the CPU should be reset, controlled by a CSR register
bit	will_enable_2M-	Asserted if 'enable_2MHz_video' will be asserted in the next 'clk' period
	Hz_video	

#### 5.3.2.10 struct t\_bbc\_clock\_status

This structure conveys information in to the clock control module from the BBC micro - the real BBC micro has complex management of the CPU and hence system bus clock based on whether a 1MHz peripheral I/O space is being accessed or not.

#### Data Fields

bit	cpu_1MHz	Asserted by the BBC micro if a 1MHz peripheral is being accessed - this
	access	the CPU clock enables to align with the 1MHz clock enables

# 5.3.2.11 struct t\_bbc\_micro\_sram\_request

This structure is used to enable writing and reading any SRAM within a CDL implementation; it is a bus that can be pipelined arbitrarily (both in request and response), and it may be split amongst multiple targets (hence it can be set up as a pipelined tree, with the master at the root).

The protocol is for the master to assert valid with the required request on the bus. The master must wait for an 'ack' from a target to reach it, when it may then remove the 'valid' (for at least one cycle). If the request has been a read, then the master must also wait for 'read\_data\_valid' - which may occur in the same cycle as the 'ack'.

Before issuing another SRAM transaction the master must wait for 'ack' to go low.

A target receiving a valid request should compare the 'select' lines with the SRAMs that it services, and assert 'ack' if it can handle the request. It then performs the transaction, and returns any read data with the 'read\_data\_valid' signal asserted. In every cycle that it does not have valid read\_data the read\_data and read\_data\_valid must be 0.

The target may wait for valid to be deasserted before deasserting 'ack' (if it had been the selected target).

# Data Fields

bit[24]	address	Constant during 'valid', indicates address in SRAM should be accessed.
bit	read_enable	Constant during 'valid', indicates if a read access is required. Exclusive
		with write_enable
bit[8]	select	Constant during 'valid', indicates which SRAM should be accessed. Usu-
		ally one of t_bbc_sram_select
bit	valid	Asserted to indicate that an SRAM request is valid
bit[64]	write_data	Constant during 'valid', contains data to be written to SRAM (if write
		enable is asserted) - ignored otherwise.

bit	write_enable	Constant during 'valid', indicates if a write access is required. Exclusive
		with read_enable

## 5.3.2.12 struct t\_bbc\_micro\_sram\_response

This structure conveys back towards the host the acknowledgement and any SRAM read data in response to a BBC micro SRAM read/write request.

## **Data Fields**

bit	ack	Asserted to indicate that a SRAM request has been taken - held high
		until valid is deasserted
bit[64]	read_data	Read data from an SRAM request, valid with read_data_valid, zero in all other cycles
bit	read_data_valid	Asserted when the read data from an SRAM request is valid

#### 5.3.2.13 struct t\_video\_bus

#### **Data Fields**

bit[8]	blue	
bit	display_enable	
bit[8]	green	
bit	hsync	
bit[8]	red	
bit	vsync	

# 5.3.3 Enumeration Type Documentation

#### 5.3.3.1 enum t\_bbc\_csr\_select

This enumeration matches the C, and it is used to select the CSR target (the 'select' field of csr\_request's).

# Enumerator

bbc\_csr\_select\_clocks

bbc\_csr\_select\_display

bbc\_csr\_select\_floppy

bbc\_csr\_select\_keyboard

bbc\_csr\_select\_framebuffer

# 5.3.3.2 enum t\_bbc\_pixels\_per\_clock

The BBC micro operates with a variable speed pixel clock - it can be 12MHz or 16MHz. Furthermore, for some graphics 'modes' the number of real pixels per clock tick drops as pixels are replicated, to enable pixel information to be used for color selection. Hence 8 pixel per clock at 2MHz is 2 colors for 16Mpps, whereas 2 pixels per clock at 2MHz indicates 16Mpps where each pixel is replicated 4 times over, and can be of  $2^4=16$  different colors. Mode 2 uses bbc\_ppc\_2; modes 1 and 5 use bbc\_ppc\_4; modes 0, 3, 4 and 6 use bbc\_ppc\_8. Note that modes 0-3 run with 640 base pixels at 16MHz, hence 40us of pixel data per row.

For teletext mode the pixel rate is officially 12Mpps, as the teletext characters are 12 pixels wide and there are 40 characters per screen (hence roughly 480 pixels wide, and at 12Mpps that is 40us).

#### Enumerator

```
bbc_ppc_1
bbc_ppc_2
bbc_ppc_4
bbc_ppc_6
bbc_ppc_8
```

```
5.3.3.3 enum t_bbc_sram_select
```

This enumeration matches the C, and it is used to select the SRAM target for host SRAM transactions

## **Enumerator**

```
bbc_sram_select_micro
bbc_sram_select_display
bbc_sram_select_floppy
bbc_sram_select_cpu
bbc_sram_select_cpu_ram_0
bbc_sram_select_cpu_ram_1
bbc_sram_select_cpu_os
bbc_sram_select_cpu_teletext
bbc_sram_select_cpu_rom_0
bbc_sram_select_cpu_rom_1
bbc_sram_select_cpu_rom_1
bbc_sram_select_cpu_rom_2
bbc_sram_select_cpu_rom_3
```

# 5.4 cdl/inc/bbc\_submodules.h File Reference

BBC micro CDL submodules.

# 5.4.1 Detailed Description

BBC micro CDL submodules. Copyright (C) 2016-2017, Gavin J Stark. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

```
http://www.apache.org/licenses/LICENSE-2.0
```

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Header file for the modules required for the BBC micro CDL implementation. It should probably be tidied up to put the SRAMs separately, and to start to pull together a cpu/peripheral CDL module header file of its own. But it will do for now

# 5.4.2 Modules

5.4.2.1 module acia6850 ( clock *clk*, input bit *reset\_n*, input bit *read\_not\_write*, input bit *chip\_select[2]*, input bit *chip\_select\_n*, input bit *address*, input bit *data\_in[8]*, output bit *data\_out[8]*, output bit *irq\_n*, input bit *tx\_clk*, input bit *rx\_clk*, output bit *txd*, input bit *cts*, input bit *rxd*, output bit *rts*, input bit *dcd*)

#### **Parameters**

clk	Clock that rises when the 'enable' of the 6850 completes - but a real clock for this model		
read_not_write	Indicates a read transaction if asserted and chip selected		
chip_select	Active high chip select		
chip_select_n	Active low chip select		
address	Changes during phase 1 (phi[0] high) with address to read or write		
data_in	Data in (from CPU)		
data_out	Read data out (to CPU)		
irq_n	Active low interrupt		
tx_clk	Clock used for transmit data - must be really about at most quarter the speed of clk		
rx_clk	Clock used for receive data - must be really about at most quarter the speed of clk		

5.4.2.2 module bbc\_display ( clock clk, input t\_bbc\_display\_sram\_write display\_sram\_write, input t\_bbc\_floppy\_sram\_request floppy\_sram\_request, output t\_bbc\_keyboard keyboard, output bit reset\_n, output t\_bbc\_floppy\_sram\_response floppy\_sram\_response)

#### **Parameters**

clk	Clock running at 2MHz

5.4.2.3 module bbc\_display\_sram ( clock clk, input bit reset\_n, input t\_bbc\_display display, output t\_bbc\_display\_sram\_write sram\_write, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response )

#### **Parameters**

clk	Clock running at 2MHz
-----	-----------------------

5.4.2.4 module bbc\_floppy\_sram ( clock clk, input bit reset\_n, input t\_bbc\_floppy\_op floppy\_op, output t\_bbc\_floppy\_response floppy\_response, output t\_bbc\_floppy\_sram\_request sram\_request, input t\_bbc\_floppy\_sram\_response sram\_response, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response)

#### **Parameters**

clk	Clock running at 2MHz

5.4.2.5 module bbc\_keyboard\_csr ( clock clk, input bit reset\_n, output t\_bbc\_keyboard keyboard, input bit keyboard\_reset\_n, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response)

## **Parameters**

clk	Clock running at 2MHz

5.4.2.6 module bbc\_keyboard\_ps2 ( clock clk, input bit reset\_n, input t\_ps2\_key\_state ps2\_key, output t\_bbc\_keyboard keyboard )

#### **Parameters**

clk	Clock of PS2 keyboard

5.4.2.7 module bbc\_micro ( clock clk, input t\_bbc\_clock\_control clock\_control, output t\_bbc\_clock\_status clock\_status, input bit reset\_n, input t\_bbc\_keyboard keyboard, output t\_bbc\_display display, output bit keyboard\_reset\_n, output t\_bbc\_floppy\_op, input t\_bbc\_floppy\_response floppy\_response, input t\_bbc\_micro\_sram\_request host\_sram\_request, output t\_bbc\_micro\_sram\_response host\_sram\_response)

#### **Parameters**

clk	Clock at least at '4MHz' - CPU runs at least half of this

5.4.2.8 module bbc\_micro\_clocking ( clock *clk*, input bit *reset\_n*, input t\_bbc\_clock\_status *clock\_status*, output t\_bbc\_clock\_control *clock\_control*, input t\_csr\_request, output t\_csr\_response csr\_response)

#### **Parameters**

clk	4MHz clock in as a minimum

5.4.2.9 module bbc\_micro\_keyboard ( clock clk, input bit reset\_n, output bit reset\_out\_n, input bit keyboard\_enable\_n, input bit column\_select[4], input bit row\_select[3], output bit key\_in\_column\_pressed, output bit selected\_key\_pressed, input t\_bbc\_keyboard bbc\_keyboard)

#### **Parameters**

reset_out_n	From the Break key	
keyboard	Asserted to make keyboard detection operate	
enable_n		
column_select	Wired to pa[4;0], and indicates which column of the keyboard matrix to access	
row_select	Wired to pa[3;4], and indicates which row of the keyboard matrix to access	
key_in_column	Wired to CA2, asserted if keyboard_enable_n and a key is pressed in the specified column	
pressed	(other than row 0)	
selected_key	Asserted if keyboard_enable_n is asserted and the selected key is pressed	
pressed		

5.4.2.10 module bbc\_micro\_rams ( clock clk, input bit reset\_n, input t\_bbc\_clock\_control clock\_control, input t\_bbc\_micro\_sram\_request host\_sram\_request, output t\_bbc\_micro\_sram\_response host\_sram\_response, input t\_bbc\_display\_sram\_write display\_sram\_write, input t\_bbc\_floppy\_sram\_request floppy\_sram\_request, output t\_bbc\_floppy\_sram\_response floppy\_sram\_response, output t\_bbc\_micro\_sram\_request bbc\_micro\_host\_sram\_request, input t\_bbc\_micro\_sram\_response )

#### **Parameters**

clk	4MHz clock in as a minimum

5.4.2.11 module bbc\_vidproc ( clock clk\_cpu, clock clk\_2MHz\_video, input bit reset\_n, input bit chip\_select\_n, input bit address, input bit cpu\_data\_in[8], input bit pixel\_data\_in[8], input bit disen, input bit invert\_n, input bit cursor, input bit saa5050\_red[6], input bit saa5050\_green[6], input bit saa5050\_blue[6], output bit crtc\_clock\_enable, output bit red[8], output bit green[8], output bit blue[8], output t\_bbc\_pixels\_per\_clock pixels\_valid\_per\_clock)

#### **Parameters**

in	clk_cpu	Output on real chip in a sense (2MHz out somewhat)
in	clk_2MHz_video	Output on real chip, 2MHz video clock
in	reset_n	Not present on the chip, but required for the model - power up reset
in	chip_select_n	Active low chip select
in	address	Valid with chip select
in	cpu_data_in	Data in (from CPU) - was combined with pixel_data_in in BBC micro to save
		pins
in	pixel_data_in	Data in (from RAM) - was combined with cpu_data_in in BBC micro to save
		pins
in	disen	Asserted by CRTC if black output required (e.g. during sync)
in	invert_n	Asserted (low) if the output should be inverted (post-disen probably)
in	cursor	Asserted for first character of a cursor
in	saa5050_red	3 pixels in at 2MHz, red component, from teletext
in	saa5050_green	3 pixels in at 2MHz, green component, from teletext
in	saa5050_blue	3 pixels out at 2MHz, blue component, from teletext
out	crtc_clock	High for 2MHz, toggles for 1MHz - the 'character clock' - used also to determine
	enable	when the shift register is loaded
out	red	8 pixels out at 2MHz, red component
out	green	8 pixels out at 2MHz, green component
out	blue	8 pixels out at 2MHz, blue component

5.4.2.12 module cpu6502 ( clock *clk*, input bit *reset\_n*, input bit *ready*, input bit *irq\_n*, input bit *nmi\_n*, output bit *ba*, output bit *address[16]*, output bit *read\_not\_write*, output bit *data\_out[8]*, input bit *data\_in[8]*)

#### **Parameters**

clk	Clock, rising edge is start of phi1, end of phi2 - the phi1/phi2 boundary is not required	
ready	Stops processor during current instruction. Does not stop a write phase. Address bus reflects	
	current address being read. Stops the phase 2 from happening.	
irq_n	Active low interrupt in	
nmi_n	Active low non-maskable interrupt in	
ba	Goes high during phase 2 if ready was low in phase 1 if read_not_write is 1, to permit some-	
	one else to use the memory bus	
address	In real 6502, changes during phi 1 with address to read or write	
read_not_write	In real 6502, changes during phi 1 with whether to read or write	
data_out	In real 6502, valid at end of phi2 with data to write	
data_in	Captured at the end of phi2 (rising clock in here)	

5.4.2.13 module crtc6845 ( clock clk\_2MHz, clock clk\_1MHz, input bit reset\_n, output bit ma[14], output bit ra[5], input bit read\_not\_write, input bit chip\_select\_n, input bit rs, input bit data\_in[8], output bit data\_out[8], input bit lpstb\_n, input bit crtc\_clock\_enable, output bit de, output bit cursor, output bit hsync, output bit vsync)

clk_1MHz	Clock that rises when the 'enable' of the 6845 completes - but a real clock for this model	
ma	Memory address	
ra	Row address	
read_not_write	Indicates a read transaction if asserted and chip selected	
chip_select_n	Active low chip select	

rs	Register select - address line really		
data_in	Data in (from CPU)		
data_out	Data out (to CPU)		
lpstb_n	Light pen strobe		
crtc_clock	Not on the real chip - really CLK - the character clock - but this is an enable for clk_2MHz		
enable			

5.4.2.14 module fdc8271 ( clock *clk*, input bit *reset\_n*, input bit *chip\_select\_n*, input bit *read\_n*, input bit *write\_n*, input bit *address[2]*, input bit *data\_in[8]*, output bit *data\_out[8]*, output bit *irq\_n*, output bit *data\_req*, input bit *data\_ack\_n*, output bit *select[2]*, input bit *ready[2]*, output bit *fault\_reset*, output bit *write\_enable*, output bit *seek\_step*, output bit *direction*, output bit *load\_head*, output bit *low\_current*, input bit *track\_0\_n*, input bit *write\_protect\_n*, input bit *index\_n*, output t\_bbc\_floppy\_op, input t\_bbc\_floppy\_response )

#### **Parameters**

reset_n	8271 has an active high reset, but		
chip_select_n	Active low chip select		
read_n	Indicates a read transaction if asserted and chip selected		
write_n	Indicates a write transaction if asserted and chip selected		
address	Address of register being accessed		
data_in	Data in (from CPU)		
data_out	Read data out (to CPU)		
irq_n	Was INT on the 8271, but that means something else now; active low interrupt		
select	drive select		
ready	drive ready		
write_enable	High if the drive should write data		
seek_step	High if the drive should step		
direction	Direction of step		
load_head	Enable drive head		
low_current	Asserted for track>=43		
track_0_n	Asserted low if the selected drive is on track 0		
write_protect_n	Asserted low if the selected drive is write-protected		
index_n	Asserted low if the selected drive photodiode indicates start of track		
bbc_floppy_op	Model drive operation, including write data		
bbc_floppy	Parallel data read, specific to the model		
response			

5.4.2.15 module saa5050 ( clock clk\_2MHz, input bit clk\_1MHz\_enable, input bit reset\_n, input bit superimpose\_n, input bit data\_n, input bit data\_in[7], input bit dlim, input bit glr, input bit dew, input bit crs, input bit bcs\_n, output bit tlc\_n, input bit lose, input bit de, input bit po, output bit red[6], output bit green[6], output bit blue[6], output bit blan, input t bbc micro sram request host\_sram\_request)

clk_2MHz	Supposedly 6MHz pixel clock (TR6), except we use 2MHz and deliver 3 pixels per tick; rising		
_	edge should be coincident with clk_1MHz edges		
clk_1MHz	Clock enable high for clk_2MHz when the SAA's 1MHz would normally tick		
enable			
superimpose_n	Not implemented		
data_n	Serial data in, not implemented		

data_in	Parallel data in	
dlim	clocks serial data in somehow (datasheet is dreadful)	
glr	General line reset - can be tied to hsync - assert once per line before data comes in	
dew	Data entry window - used to determine flashing rate and resets the ROM decoders - can be	
	tied to vsync	
crs	Character rounding select - drive high on even interlace fields to enable use of rounded	
	character data (kinda indicates 'half line')	
bcs_n	Assert (low) to enable double-height characters (?)	
tlc_n	Asserted (low) when double-height characters occur (?)	
lose	Load output shift register enable - must be low before start of character data in a scanline,	
	rising with (or one tick earlier?) the data; changes off falling F1, rising clk_1MHz	
de	Display enable	
ро	Picture on	
host_sram	Write only, writes on clk_2MHz rising, acknowledge must be handled by supermodule	
request		

5.4.2.16 module via6522 ( clock clk, clock clk\_io, input bit reset\_n, input bit read\_not\_write, input bit chip\_select, input bit chip\_select\_n, input bit address[4], input bit data\_in[8], output bit data\_out[8], output bit irq\_n, input bit ca1, input bit ca2\_in, output bit ca2\_out, output bit pa\_out[8], input bit pa\_in[8], input bit cb1, input bit cb2\_in, output bit cb2\_out, output bit pb\_out[8], input bit pb\_in[8])

# **Parameters**

1MHz clock rising when bus cycle finishes		
1MHz clock rising when I/O should be captured - can be antiphase to clk		
Indicates a read transaction if asserted and chip selected		
Active high chip select		
Active low chip select		
Changes during phase 1 (phi[0] high) with address to read or write		
Data in (from CPU)		
Read data out (to CPU)		
Active low interrupt		
Port a control 1 in		
Port a control 2 in		
Port a control 2 out		
Port a data out		
Port a data in		
Port b control 1 in		
Port b control 2 in		
Port b control 2 out		
Port b data out		
Port b data in		

# 5.5 cdl/inc/csr\_interface.h File Reference

Types and modules for the CSR interface.

# 5.5.1 Detailed Description

Types and modules for the CSR interface.

# Copyright

(C) 2016-2017, Gavin J Stark. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <a href="http://www.apache.org/licenses/-LICENSE-2.0">http://www.apache.org/licenses/-LICENSE-2.0</a>. Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Header file for the types and modules in the pipelined CSR interface, including APB target to CSR master, CSR target to APB master, and CSR target to simple CSR access.

#### **Data Structures**

- struct t\_csr\_request
- · struct t csr response
- struct t\_csr\_access

# **Typedefs**

typedef bit[32] t\_csr\_access\_data

#### 5.5.2 Data Structure Documentation

5.5.2.1 struct t\_csr\_request

This is the request structure for the pipelined CSR interface.

A valid request has *valid* asserted; this must remain asserted until *acknowledge* is seen in response; another request must not be driven until *acknowledge* is seen to be low.

A valid request has read\_not\_write (1 for read, 0 for write); select (a 16-bit field) and address (a 16-bit field).

For write requests the data is up to 64 bits - although many registers are shorter.

For read responses a valid request will return a read data valid signal with valid read data.

This structure should be driven by:

csr\_master\_apb In response to an APB, this masters the CSR pipelined interface

This structure should terminate (as leaves) in one or more of:

csr\_target\_csr Provides a t\_csr\_access to a target

csr\_target\_apb Provides an APB interface to a target

csr\_target\_timeout Automatically times out transactions if the bus hangs for a while

# **Data Fields**

bit[16]	address	
bit[32]	data	
bit	read_not_write	
bit[16]	select	
bit	valid	

#### 5.5.2.2 struct t\_csr\_response

This is the response structure returning from a target on the CSR bus system back to the master. The 'ack' signal is asserted by a target from the point that the request is detected as valid and serviceable (i.e. a valid request with matching select) until the access is performed. The valid signal should be held high until an acknowledge is seen; it should then be taken low for at least one clock tick.

The CSR response from more than one target may be wire-ored together, and pipeline stages may be added as required for timing.

#### **Data Fields**

bit	acknowledge	
bit[32]	read_data	
bit	read_data_error	
bit	read_data_valid	

#### 5.5.2.3 struct t\_csr\_access

To simplify design of CSR targets the 'csr\_interface' module converts a t\_csr\_request/t\_csr\_response interface into this simple CSR access request interface. Doing this hides the complexity of the shared, pipelined CSR request/response bus from the targets, and ensures consistent operation of targets.

This access bus has signals that are valid for a single cycle. The access requested must be performed in that cycle. Read data for the access must be provided in the cycle of the request (combinatorially on 'address').

#### **Data Fields**

bit[16]	address	
bit[32]	data	
bit	read_not_write	
bit	valid	

# 5.5.3 Typedef Documentation

# 5.5.3.1 typedef bit [32] t\_csr\_access\_data

This type conveys a response (in the same cycle as a valid CSR access request) to the csr\_interface for a target using that module.

# 5.5.4 Modules

5.5.4.1 module csr\_master\_apb ( clock *clk*, input bit *reset\_n*, input t\_apb\_request *apb\_request*, output t\_apb\_response *apb\_response*, input t\_csr\_response *csr\_response*, output t\_csr\_request *csr\_request* )

clk	Clock for the CSR interface; a superset of all targets clock	
reset_n	Active low reset	
apb_request	APB request from master	
apb_response	APB response to master	
csr_response	csr_response Pipelined csr request interface response	

csr_request	Pipelined csr request interface output

5.5.4.2 module csr\_target\_apb ( clock clk, input bit reset\_n, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response, output t\_apb\_request, input t\_apb\_response apb\_response, input bit csr\_select[16] )

#### **Parameters**

in	clk	Clock for the CSR interface, possibly gated version of master CSR clock
in	reset_n	Active low reset
in	csr_request	Pipelined csr request interface input
out	csr_response	Pipelined csr request interface response
out	apb_request	APB request to target
in	apb_response	APB response from target
in	csr_select	Hard-wired select value for the client

5.5.4.3 module csr\_target\_csr ( clock clk, input bit reset\_n, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response, output t\_csr\_access csr\_access, input t\_csr\_access\_data csr\_access\_data, input bit csr\_select[16] )

#### **Parameters**

clk	Clock for the CSR interface, possibly gated version of master CSR clock	
reset_n	Active low reset	
csr_request	Pipelined csr request interface input	
csr_response	Pipelined csr request interface response	
csr_access	Registered CSR access request to client	
csr_access_data	Read data valid combinatorially based on csr_access	
csr_select	ct Hard-wired select value for the client	

5.5.4.4 module csr\_target\_timeout ( clock clk, input bit reset\_n, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response, input bit csr\_timeout[16])

# **Parameters**

clk	Clock for the CSR interface, possibly gated version of master CSR clock	
reset_n	reset_n Active low reset	
csr_request	Pipelined csr request interface input	
csr_response	Se Pipelined csr request interface response	
csr_timeout Number of cycles to wait for until auto-acknowledging a request		

# 5.6 cdl/inc/de1\_cl.h File Reference

Input file for DE1 cl inputs and boards.

# 5.6.1 Detailed Description

Input file for DE1 cl inputs and boards. Copyright (C) 2016-2017, Gavin J Stark. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

# http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Header file for the types and CDL modules for input devices

## **Data Structures**

- struct t\_de1\_cl\_inputs\_control
- struct t\_rotary\_motion\_inputs
- struct t\_de1\_cl\_inputs\_status
- struct t\_de1\_cl\_diamond
- struct t\_de1\_cl\_joystick
- struct t\_de1\_cl\_shift\_register
- struct t\_de1\_cl\_rotary
- struct t\_de1\_cl\_user\_inputs
- struct t\_de1\_cl\_lcd
- struct t\_de1\_cl\_shift\_register\_control

## 5.6.2 Data Structure Documentation

## 5.6.2.1 struct t\_de1\_cl\_inputs\_control

#### **Data Fields**

ſ	bit	sr_clock	Not really a clock in the FPGA, but a signal toggled by the design
ſ	bit	sr_shift	Asserted high for rising sr_clock to shift the shift register; if low, the shift
			register is loaded from the pins

## 5.6.2.2 struct t\_rotary\_motion\_inputs

## **Data Fields**

bit	direction_pin	
bit	transition_pin	

# 5.6.2.3 struct t\_de1\_cl\_inputs\_status

#### **Data Fields**

t_rotary_motion-	left_rotary	
_inputs		
t_rotary_motion-	right_rotary	
_inputs		
bit	sr_data	Shift register output data

# 5.6.2.4 struct t\_de1\_cl\_diamond

# **Data Fields**

bit	а	
bit	b	
bit	Х	
bit	у	

# 5.6.2.5 struct t\_de1\_cl\_joystick

# **Data Fields**

bit	С	
bit	d	
bit	I	
bit	r	
bit	u	

# 5.6.2.6 struct t\_de1\_cl\_shift\_register

# **Data Fields**

bit	diall_click	
bit	dialr_click	
t_de1_cl	diamond	
diamond		
t_de1_cl_joystick	joystick	
bit	temperature	
	alarm	
bit	touchpanel_irq	

# 5.6.2.7 struct t\_de1\_cl\_rotary

# Data Fields

bit	direction	
bit	direction_pulse	
bit	pressed	

# 5.6.2.8 struct t\_de1\_cl\_user\_inputs

# Data Fields

t_de1_cl	diamond	
diamond		
t_de1_cl_joystick	joystick	
t_de1_cl_rotary	left_dial	
t_de1_cl_rotary	right_dial	
bit	temperature	
	alarm	

bit	touchpanel_irq	
bit	updated	
	switches	

# 5.6.2.9 struct t\_de1\_cl\_lcd

## **Data Fields**

bit	backlight	
bit[6]	blue	
bit	display_enable	
bit[7]	green	
bit	hsync_n	
bit[6]	red	
bit	vsync_n	

# 5.6.2.10 struct t\_de1\_cl\_shift\_register\_control

#### **Data Fields**

	bit	sr_clock	
ĺ	bit	sr_shift	

## 5.6.3 Modules

5.6.3.1 module bbc\_micro\_de1\_cl\_bbc ( clock clk, clock video\_clk, input bit reset\_n, input bit bbc\_reset\_n, input bit framebuffer\_reset\_n, output t\_bbc\_clock\_control clock\_control, input t\_bbc\_keyboard bbc\_keyboard, output t\_video\_bus\_video\_bus, input t\_csr\_request\_csr\_request, output t\_csr\_response csr\_response)

# Parameters

clk	50MHz clock from DE1 clock generator	
video_clk	9MHz clock from PLL, derived from 50MHz	
reset_n	set_n hard reset from a pin - a key on DE1	

5.6.3.2 module bbc\_micro\_de1\_cl\_io ( clock clk, clock video\_clk, input bit reset\_n, input bit bbc\_reset\_n, input bit framebuffer\_reset\_n, input bit keys[4], input bit switches[10], input t\_bbc\_clock\_control clock\_control, output t\_bbc\_keyboard bbc\_keyboard, output t\_video\_bus video\_bus, output t\_csr\_request csr\_request, input t\_csr\_response csr\_response, input t\_ps2\_pins ps2\_in, output t\_ps2\_pins ps2\_out, input t\_de1\_cl\_inputs\_status inputs\_status, output t\_de1\_cl\_inputs\_control, output bit leds[10], output bit lcd\_source, output bit led\_chain )

clk	50MHz clock from DE1 clock generator	
video_clk	9MHz clock from PLL, derived from 50MHz	
reset_n	hard reset from a pin - a key on DE1	
ps2_in	PS2 input pins	
ps2_out	PS2 output pin driver open collector	

inputs_status	DE1 CL daughterboard shifter register etc status	
inputs_control	DE1 CL daughterboard shifter register control	

5.6.3.3 module de1\_cl\_controls ( clock *clk*, input bit *reset\_n*, output t\_de1\_cl\_inputs\_control inputs\_control, input t\_de1\_cl\_inputs\_status inputs\_status, output t\_de1\_cl\_user\_inputs user\_inputs, input bit sr\_divider[8] )

# **Parameters**

in	clk	system clock - not the shift register pin, something faster
in	reset_n	async reset
out	inputs_control	Signals to the shift register etc on the DE1 CL daughterboard
in	inputs_status	Signals from the shift register, rotary encoders, etc on the DE1 CL daughter-
		board
out	user_inputs	
in	sr_divider	clock divider to control speed of shift register

# 5.7 cdl/inc/dprintf.h File Reference

# **Data Structures**

- struct t\_dprintf\_req\_4
- struct t\_dprintf\_req\_2
- struct t\_dprintf\_resp
- struct t\_dprintf\_byte

# 5.7.1 Data Structure Documentation

# 5.7.1.1 struct t\_dprintf\_req\_4

# **Data Fields**

bit[16]	address	
bit[64]	data_0	
bit[64]	data_1	
bit[64]	data_2	
bit[64]	data_3	
bit	valid	

# 5.7.1.2 struct t\_dprintf\_req\_2

# **Data Fields**

bit[16]	address	
bit[64]	data_0	
bit[64]	data_1	
bit	valid	

# 5.7.1.3 struct t\_dprintf\_resp

#### **Data Fields**

bit	ack	

## 5.7.1.4 struct t\_dprintf\_byte

#### **Data Fields**

bit[16]	address	
bit[8]	data	
bit	valid	

#### 5.7.2 Modules

5.7.2.1 module dprintf ( clock clk, input bit reset\_n, input t\_dprintf\_req\_4 dprintf\_req, output bit dprintf\_ack, output t\_dprintf\_byte dprintf\_byte )

#### **Parameters**

in	clk	Clock for data in and display SRAM write out
in	dprintf_req	Debug printf request
out	dprintf_ack	Debug printf acknowledge
out	dprintf_byte	Byte to output

- 5.7.2.2 module dprintf\_2\_mux ( clock clk, input bit reset\_n, input t\_dprintf\_req\_2 req\_a, input t\_dprintf\_req\_2 req\_b, output bit ack\_a, output bit ack\_b, output t dprintf\_req\_2 req, input bit ack\_)
- 5.7.2.3 module dprintf\_4\_mux ( clock clk, input bit reset\_n, input t\_dprintf\_req\_4 req\_a, input t\_dprintf\_req\_4 req\_b, output bit ack\_a, output bit ack\_b, output t\_dprintf\_req\_4 req, input bit ack )

# 5.8 cdl/inc/framebuffer.h File Reference

Framebuffer CDL types and submodules.

# 5.8.1 Detailed Description

Framebuffer CDL types and submodules.

# Copyright

(C) 2016-2017, Gavin J Stark. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <a href="http://www.apache.org/licenses/-LICENSE-2.0">http://www.apache.org/licenses/-LICENSE-2.0</a>. Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Header file for framebuffer modules for VGA, LCD panel, both bitmapped and teletext.

# **Data Structures**

• struct t\_video\_timing

# 5.8.2 Data Structure Documentation

## 5.8.2.1 struct t\_video\_timing

## **Data Fields**

bit	display_enable	Asserted if pixels should be presented to the output (i.e. outside the front
		and back porches both horizontally and vertically)
bit	display_required	Asserted for scanlines being displayed, up to the end of the horizontal
		displayed area - permits prefetching of pixel data
bit	h_sync	Asserted for a single clock at the start of every scanline
bit	v_displaying	Asserted for a scanline if the scanline will display data
bit	v_sync	Asserted for the whole of the first scanline or a frame
bit	will_display	Asserted if the next clock will have display_enable asserted
	enable	
bit	will_h_sync	Asserted if the next clock will be an h_sync

# 5.8.3 Modules

5.8.3.1 module framebuffer ( clock csr\_clk, clock sram\_clk, clock video\_clk, input bit reset\_n, input t\_bbc\_display\_sram\_write display\_sram\_write, output t\_video\_bus video\_bus, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response, input bit csr\_select[16])

#### **Parameters**

csr_clk	Clock for CSR reads/writes	
sram_clk	SRAM write clock, with frame buffer data	
video_clk	Video clock, used to generate vsync, hsync, data out, etc	
csr_select	CSR select value to target this module on the CSR interface	

5.8.3.2 module framebuffer\_teletext ( clock csr\_clk, clock sram\_clk, clock video\_clk, input bit reset\_n, input t\_bbc\_display\_sram\_write display\_sram\_write, output t\_video\_bus video\_bus, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response)

#### **Parameters**

csr_clk	Clock for CSR reads/writes
sram_clk	SRAM write clock, with frame buffer data
video_clk	Video clock, used to generate vsync, hsync, data out, etc

5.8.3.3 module framebuffer\_timing ( clock csr\_clk, clock video\_clk, input bit reset\_n, output t\_video\_timing video\_timing, input t\_csr\_request csr\_request, output t\_csr\_response csr\_response, input bit csr\_select[16] )

in	csr_clk	Clock for CSR reads/writes
in	video_clk	Video clock, used to generate vsync, hsync, data out, etc
in	reset_n	Active low reset
out	video_timing	Video timing outputs
in	csr_request	Pipelined CSR request interface to control the module

out	csr_response	Pipelined CSR response interface to control the module
in	csr_select	CSR select value to target this module on the CSR interface

# 5.9 cdl/inc/input\_devices.h File Reference

Input device header file for CDL modules.

# 5.9.1 Detailed Description

Input device header file for CDL modules. Copyright (C) 2016-2017, Gavin J Stark. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Header file for the types and CDL modules for input devices

## **Data Structures**

- struct t\_ps2\_pins
- struct t\_ps2\_rx\_data
- struct t\_ps2\_key\_state

# 5.9.2 Data Structure Documentation

# 5.9.2.1 struct t\_ps2\_pins

# Data Fields

bit	clk	
bit	data	

## 5.9.2.2 struct t\_ps2\_rx\_data

#### **Data Fields**

bit[8]	data	
bit	parity_error	
bit	protocol_error	
bit	timeout	
bit	valid	

## 5.9.2.3 struct t\_ps2\_key\_state

#### **Data Fields**

bit	extended	
bit[8]	key_number	
bit	release	
bit	valid	

## 5.9.3 Modules

5.9.3.1 module ps2\_host ( clock *clk*, input bit *reset\_n*, input t\_ps2\_pins *ps2\_in*, output t\_ps2\_pins *ps2\_out*, output t\_ps2\_rx\_data *ps2\_rx\_data*, input bit *divider*[16] )

#### **Parameters**

in	clk	Clock
in	ps2_in	Pin values from the outside
out	ps2_out	Pin values to drive - 1 means float high, 0 means pull low

5.9.3.2 module ps2\_host\_keyboard ( clock *clk*, input bit *reset\_n*, input t\_ps2\_rx\_data *ps2\_rx\_data*, output t\_ps2\_key\_state *ps2\_key* )

#### **Parameters**

clk	Clock
-----	-------

# 5.10 cdl/inc/leds.h File Reference

Constants, types and modules for various LED drivers.

# 5.10.1 Detailed Description

Constants, types and modules for various LED drivers.

# Copyright

(C) 2016-2017, Gavin J Stark. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <a href="http://www.apache.org/licenses/-LICENSE-2.0">http://www.apache.org/licenses/-LICENSE-2.0</a>. Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Header file for the types and modules controlling LEDs, including Neopixel chains.

# **Data Structures**

- struct t\_led\_ws2812\_data
- struct t\_led\_ws2812\_request

# **Variables**

- constant bit[16] led\_seven\_seg\_hex\_a = 16b\_11010111111101101
- constant bit[16] led\_seven\_seg\_hex\_b = 16b\_0010011110011111
- constant bit[16] led\_seven\_seg\_hex\_c = 16b\_001011111111111111111
- constant bit[16] led seven seg hex d = 16b 0111101101101
- constant bit[16] led\_seven\_seg\_hex\_e = 16b\_11111110101000101
- constant bit[16] led\_seven\_seg\_hex\_f = 16b\_1101111101110001
- constant bit[16] led\_seven\_seg\_hex\_g = 16b\_11101111101111100

# 5.10.2 Data Structure Documentation

#### 5.10.2.1 struct t\_led\_ws2812\_data

#### **Data Fields**

bit[8]	blue	The 8 bit blue component for the LED to display
bit[8]	green	The 8 bit green component for the LED to display
bit	last	Assert if the LED data is for the last LED in the chain
bit[8]	red	The 8 bit red component for the LED to display
bit	valid	Assert if the LED data supplied in this structure is valid

## 5.10.2.2 struct t\_led\_ws2812\_request

# **Data Fields**

bit	first	If requesting LED data, then the first LED of the stream should be pro-
		vided; indicates led_number is 0
bit[8]	led_number	Number of LED data required, so that a client can use a switch statement
		or register file or array, for example
bit	ready	Active high signal indicating if LED data is required; ignore ready if the
		response has valid asserted

# 5.10.3 Modules

# 5.10.3.1 module led\_seven\_segment ( input bit hex[4], output bit leds[7] )

# Parameters

Γ	in	hex	Hexadecimal to display on 7-segment LED
	out	leds	1 for LED on, 0 for LED off, for segments a-g in bits 0-7

5.10.3.2 module led\_ws2812\_chain ( clock *clk*, input bit *reset\_n*, input bit *divider\_400ns[8]*, output t\_led\_ws2812\_request *led\_request*, input t\_led\_ws2812\_data *led\_data*, output bit *led\_chain* )

clk	system clock - not the pin clock	
reset_n	async reset	

divider_400ns	clock divider value to provide for generating a pulse every 400ns based on clk	
led_request	LED data request	
led_data	LED data, for the requested led	
led_chain	Data in pin for LED chain	

#### 5.10.4 Variable Documentation

5.10.4.1	constant bit [16] led_seven_seg_hex_a = 16b_11010111111101101
5.10.4.2	constant bit [16] led_seven_seg_hex_b = 16b_0010011110011111
5.10.4.3	constant bit [16] led_seven_seg_hex_c = 16b_001011111111111111111111111111111111
5.10.4.4	constant bit [16] led_seven_seg_hex_d = 16b_0111101101101101
5.10.4.5	constant bit [16] led_seven_seg_hex_e = 16b_11111110101000101
5.10.4.6	constant bit [16] led_seven_seg_hex_f = 16b_1101111101110001
5.10.4.7	constant bit [16] led_seven_seg_hex_g = 16b_1110111101111100

# 5.11 cdl/inc/srams.h File Reference

SRAM modules used by all the modules.

# 5.11.1 Detailed Description

SRAM modules used by all the modules. Copyright (C) 2016-2017, Gavin J Stark. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

```
http://www.apache.org/licenses/LICENSE-2.0
```

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

# **5.11.2 Modules**

- 5.11.2.1 module se\_sram\_mrw\_2\_16384x48 ( clock sram\_clock\_0, input bit select\_0, input bit address\_0[14], input bit read\_not\_write\_0, input bit write\_data\_0[48], output bit data\_out\_0[48], clock sram\_clock\_1, input bit select\_1, input bit address\_1[14], input bit read\_not\_write\_1, input bit write\_data\_1[48], output bit data\_out\_1[48])
- 5.11.2.2 module se\_sram\_mrw\_2\_16384x8 ( clock sram\_clock\_0, input bit select\_0, input bit address\_0[14], input bit read\_not\_write\_0, input bit write\_data\_0[8], output bit data\_out\_0[8], clock sram\_clock\_1, input bit select\_1, input bit address\_1[14], input bit read\_not\_write\_1, input bit write\_data\_1[8], output bit data\_out\_1[8] )
- 5.11.2.3 module se\_sram\_srw\_128x45 ( clock sram\_clock, input bit select, input bit address[7], input bit read\_not\_write, input bit write\_data[45], output bit data\_out[45])
- 5.11.2.4 module se\_sram\_srw\_128x64 ( clock sram\_clock, input bit select, input bit address[7], input bit read\_not\_write, input bit write\_enable, input bit write\_data[64], output bit data\_out[64])

- 5.11.2.5 module se\_sram\_srw\_16384x32 ( clock sram\_clock, input bit select, input bit address[14], input bit read\_not\_write, input bit write\_data[32], output bit data\_out[32])
- 5.11.2.6 module se\_sram\_srw\_16384x40 ( clock sram\_clock, input bit select, input bit address[14], input bit read\_not\_write, input bit write\_data[40], output bit data\_out[40])
- 5.11.2.7 module se\_sram\_srw\_16384x8 ( clock sram\_clock, input bit select, input bit address[14], input bit read\_not\_write, input bit write\_enable, input bit write\_data[8], output bit data\_out[8] )
- 5.11.2.8 module se\_sram\_srw\_256x40 ( clock sram\_clock, input bit select, input bit address[8], input bit read\_not\_write, input bit write\_data[40], output bit data\_out[40])
- 5.11.2.9 module se\_sram\_srw\_256x7 ( clock *sram\_clock*, input bit *select*, input bit *address[8]*, input bit *read\_not\_write*, input bit *write\_data[7]*, output bit *data\_out[7]*)
- 5.11.2.10 module se\_sram\_srw\_32768x32 ( clock sram\_clock, input bit select, input bit address[15], input bit read\_not\_write, input bit write\_enable, input bit write\_data[32], output bit data\_out[32])
- 5.11.2.11 module se\_sram\_srw\_32768x64 ( clock *sram\_clock*, input bit *select*, input bit *address[15]*, input bit *read\_not\_write*, input bit *write\_enable*, input bit *write\_data[64]*, output bit *data\_out[64]* )
- 5.11.2.12 module se\_sram\_srw\_65536x32 ( clock sram\_clock, input bit select, input bit address[16], input bit read\_not\_write, input bit write\_enable, input bit write\_data[32], output bit data\_out[32])
- 5.11.2.13 module se\_sram\_srw\_65536x8 ( clock sram\_clock, input bit select, input bit address[16], input bit read\_not\_write, input bit write\_enable, input bit write\_data[8], output bit data\_out[8] )

# 5.12 cdl/inc/teletext.h File Reference

# **Data Structures**

- struct t\_teletext\_timings
- struct t\_teletext\_character
- struct t\_teletext\_rom\_access
- struct t\_teletext\_pixels

#### **Enumerations**

enum t\_teletext\_vertical\_interpolation {
 tvi\_all\_scanlines,
 tvi\_even\_scanlines,
 tvi\_odd\_scanlines }

# 5.12.1 Data Structure Documentation

# 5.12.1.1 struct t\_teletext\_timings

## **Data Fields**

bit	end_of_scanline	Asserted if end of scanline
bit	first_scanline_of-	Asserted if first scanline of row; not required if module's internal timing is
	_row	trusted

t_teletext vertical interpolation	vertical	Asserted if vertical interpolation is desired
bit	restart_frame	Asserted if restarting the frame (resets all teletext character state)
bit	smoothe	Asserted if interpolation is desired

# 5.12.1.2 struct t\_teletext\_character

# **Data Fields**

bit[7]	character	
bit	valid	

## 5.12.1.3 struct t\_teletext\_rom\_access

## **Data Fields**

bit[7]	address	
bit	select	

# 5.12.1.4 struct t\_teletext\_pixels

#### **Data Fields**

bit[12]	blue	
bit[12]	green	
bit	last_scanline	Asserted with a pixel to indicate it is on the last scanline of the row
bit[12]	red	
bit	valid	Asserted to indicate that the red, green and blue are valid; asserted three
		ticks after a valid character in

# 5.12.2 Enumeration Type Documentation

# 5.12.2.1 enum t\_teletext\_vertical\_interpolation

# Enumerator

tvi\_all\_scanlines For twenty scanline output characters

tvi\_even\_scanlines Only output scanlines 0, 2, 4, ... 18 - for even interlace fields, or for 10-scanline displays

**tvi\_odd\_scanlines** For twenty scanline output characters, but only outputing scanlines 1, 3, 5, ... 19 - for odd interlace fields

# **5.12.3 Modules**

5.12.3.1 module teletext ( clock clk, input bit reset\_n, input t\_teletext\_character character, input t\_teletext\_timings timings, output t\_teletext\_rom\_access rom\_access, input bit rom\_data[45], output t\_teletext\_pixels pixels )

in	clk	Character clock
in	character	Parallel character data in, with valid signal
in	timings	Timings for the scanline, row, etc
out	rom_access	Teletext ROM access
in	rom_data	Teletext ROM data, valid in cycle after rom_access
out	pixels	Output pixels, two clock ticks delayed from clk in

# 5.13 cdl/inc/utils.h File Reference

Header file for utilities.

# 5.13.1 Detailed Description

Header file for utilities. Copyright (C) 2016-2017, Gavin J Stark. All rights reserved.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Header file for the types and CDL modules for generic utilities

#### **5.13.2** Modules

5.13.2.1 module hysteresis\_switch ( clock *clk*, input bit *reset\_n*, input bit *clk\_enable*, input bit *input\_value*, output bit *output\_value*, input bit *filter\_period[16]*, input bit *filter\_level[16]*)

# **Parameters**

in	clk_enable	Assert to enable the internal clock; this permits I/O switches to easily use a slower clock	
in	filter_period	Period over which to filter the input - the larger the value, the longer it takes to	
		switch, but the more glitches are removed	
in	filter_level	Value to exceed to switch output levels - the larger the value, the larger the	
		hysteresis; must be less than filter_period	

# 5.14 cdl/README.md File Reference

# Index

acia6850, 39	bbc sram select cpu teletext, 68
acia6850, 39	bbc sram select display, 68
bbc_submodules.h, 68	bbc_sram_select_floppy, 68
apb.h	bbc_sram_select_micro, 68
apb_processor, 60	bbc_ppc_1
apb peripherals.h	bbc_micro_types.h, 68
apb_target_gpio, 61	bbc_ppc_2
apb_target_timer, 61	bbc_micro_types.h, 68
apb_processor, 9	bbc_ppc_4
apb.h, 60	bbc_micro_types.h, 68
apb_processor, 9	bbc_ppc_6
apb_processor, 9	bbc_micro_types.h, 68
apb_target_gpio, 11	bbc_ppc_8
apb_target_gpio, 11	bbc_micro_types.h, 68
apb_peripherals.h, 61	bbc_sram_select_cpu
apb_target_gpio, 11	bbc_micro_types.h, 68
apb_target_timer, 12	bbc_sram_select_cpu_os
apb_target_timer, 12	bbc_micro_types.h, 68
apb_peripherals.h, 61	
apb_target_timer, 12	bbc_sram_select_cpu_ram_0 bbc_micro_types.h, 68
1 = 3 = 7	
bbc_csr_select_clocks	bbc_sram_select_cpu_ram_1
bbc_micro_types.h, 67	bbc_micro_types.h, 68
bbc_csr_select_display	bbc_sram_select_cpu_rom_0
bbc_micro_types.h, 67	bbc_micro_types.h, 68
bbc_csr_select_floppy	bbc_sram_select_cpu_rom_1
bbc_micro_types.h, 67	bbc_micro_types.h, 68
bbc_csr_select_framebuffer	bbc_sram_select_cpu_rom_2
bbc_micro_types.h, 67	bbc_micro_types.h, 68
bbc_csr_select_keyboard	bbc_sram_select_cpu_rom_3
bbc_micro_types.h, 67	bbc_micro_types.h, 68
bbc_micro_types.h	bbc_sram_select_cpu_teletext
bbc_csr_select_clocks, 67	bbc_micro_types.h, 68
bbc_csr_select_display, 67	bbc_sram_select_display
bbc_csr_select_floppy, 67	bbc_micro_types.h, 68
bbc_csr_select_framebuffer, 67	bbc_sram_select_floppy
bbc_csr_select_keyboard, 67	bbc_micro_types.h, 68
bbc_ppc_1, 68	bbc_sram_select_micro
bbc_ppc_2, 68	bbc_micro_types.h, 68
bbc_ppc_4, 68	bbc_csr_interface, 28
bbc_ppc_6, 68	bbc_csr_interface, 28
bbc_ppc_8, 68	bbc_csr_interface, 28
bbc_sram_select_cpu, 68	bbc_display
bbc_sram_select_cpu_os, 68	bbc_submodules.h, 69
bbc_sram_select_cpu_ram_0, 68	bbc_display_sram, 29
bbc_sram_select_cpu_ram_1, 68	bbc_display_sram, 29
bbc_sram_select_cpu_rom_0, 68	bbc_display_sram, 29
bbc_sram_select_cpu_rom_1, 68	bbc_submodules.h, 69
bbc_sram_select_cpu_rom_2, 68	bbc_floppy_sram, 30
bbc_sram_select_cpu_rom_3, 68	bbc_floppy_sram, 30

INDEX 91

bbc_submodules.h, 69 bbc_keyboard_csr, 31 bbc_keyboard_csr, 31 bbc_keyboard_csr, 31 bbc_keyboard_psc, 32 bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_del_cl, 13 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 dbc_micro_del_cl_bbc, 14 dbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bc, 15 bbc_micro_del_cl_bc, 16 b		
bbc_keyboard_csr, 31 bbc_keyboard_csr, 31 bbc_keyboard_csr, 31 bbc_submodules.h, 69 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro, 2docking, 34 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 14 bbc_micro_del_cl, 15 bbc_micro_del_cl, 16 bbc_micro_del_cl, 15 bbc_mi	bbc_floppy_sram, 30	fdc8271, 72
bbc_keyboard_csr, 31 bbc_keyboard_csr, 31 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_micro_33 bbc_micro, 33 bbc_micro, 33 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl bbc, 14 bbc_micro_de1_cl bc, 15 cstarget_abb, 20 cstarget_abb, 20 cstarget_abb, 20 cstarget_abb, 20 cstarget_csr, 21 cstarget_imeout, 22 cstarget_timeout, 22 cstarget_timeout, 22 cstarget_timeout, 22 cstarget_timeout, 22 cstarget_timeout, 22 cstarget		
bbc_keyboard_ps2, 32 bbc_keyboard, 35 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_feyboard, 35 bbc_micro_feyboard, 36 bbc_micro_feyboard, 37 bbc_micro_feyboard, 38 bbc_micro_feyboard, 39 bb	_ · · _	
bbc_submodules.h, 70 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_submodules.h, 69 bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 14 bbc_micro_del_cl, 15 bbc_micro_del_cl, 16 bbc_micro_del_cl, 17 crtc6845, 50  bbc_micro_del_cl, 16 bbc_micro_del_cl, 17 crtc6845, 50  csr_interface.h csr_master_apb, 79 csr_interface.h csr_master_apb, 79 csr_interface.h csr_master_apb, 19 csr_interface.h, 76 csr_target_imneout, 76 csr_target_imneout, 76 csr_target_apb, 20 csr_target_apb, 20 csr_target_csr, 21 csr_target_timeout, 22 csr_interface.h, 76 csr_target_csr, 21 csr_target_timeout, 22 csr_interface.h, 76 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_interface.h, 76 csr_target_timeout, 22 csr_interface.h, 76 csr_target_timeout, 22 csr_interface.h, 76 csr_target_timeout, 22 csr_interface.h, 76 csr_target_ti	_ , _ ·	_ ·
bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_submodules.h, 69 bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_del_cl, 13 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_keyboard, 35 bbc_submodules.h, 70 bbc_micro_rams, 36 bbc_micro_with_rams, 37 bbc_micro_with_r		_ ·
bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_keyboard_ps2, 32 bbc_submodules.h, 69 bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_submodules.h, 70 bbc_micro_clocking, 34 bbc_submodules.h, 70 bbc_micro_clocking, 34 bbc_submodules.h, 70 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bic, 15 bbc_micro_del_dic, 15 csr_interface, h, 76 csr_target_aph, 19 csr_target_aph, 20 csr_interface, h, 76 csr_target_aph, 20 csr_interface, h, 76 csr_target_aph, 20 csr_interface, h, 76 csr_target_imeout, 22 csr_in		
bbc_keyboard_ps2, 32 bbc_submodules.h, 69 bbc_micro, 33 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_lo, 15 bbc_micro_de1_cl_lo, 15 bbc_micro_de1_cl_lo, 15 bbc_micro_de1_cl_lo, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 37 bbc_micro_rams, 37 bbc_micro_rams, 37 bbc_micro_rams, 37 bbc_micro_with_rams, 37 bbc_m		bbc_vidproc, 38
bbc_submodules.h, 69  bbc_micro, 33  bbc_micro doloking, 34  bbc_micro del_cl, 13  bbc_micro_del_el_el, 13  bbc_micro_del_el_el, 13  bbc_micro_del_el_bbc, 14  bbc_micro_del_el_bbc, 14  bbc_micro_del_el_lo, 15  bbc_micro_del_el_lo, 15  bbc_micro_del_el_lo, 15  bbc_micro_del_el_lo, 15  bbc_micro_del_el_lo, 15  bbc_micro_keyboard, 35  bbc_micro_keyboard, 35  bbc_micro_rams, 36  bbc_micro_rams, 36  bbc_micro_rypes.h  1_bbc_submodules.h, 70  bbc_micro_types.h  1_bbc_submodules.h  1_csr_access_data, 75  csr_target_timeout, 76  csr_target_apb, 20  csr_target_apb, 20  csr_target_apb, 20  csr_target_apb, 20  csr_target_esr, 21  csr_target_timeout, 22  csr_target_timeout, 26  csr_target_timeout, 26  csr_target_timeout, 26  csr_target_timeout, 26  csr_target_timeout, 26  c		odl/DEADME md 90
bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 14 bbc_micro_del_cl, 15 cer_master_apb, 76 csr_target_spc_r, 76 csr_target_limeout, 76 t_csr_access_data, 75 csr_master_apb, 19 csr_interface, 1, 75 csr_master_apb, 19 csr_interface, 1, 76 csr_target_del, 20 csr_interface, 1, 76 csr_target_del, 20 csr_interface, 1, 76 csr_target_del, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_target_t		
bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro, 33 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_lo, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_tro_types.h t_bbc_micro_trams, 36 bbc_micro_trams, 36 bbc_micro_trams, 36 bbc_micro_trams, 36 bbc_micro_trams, 36 bbc_micro_trams, 37 bbc_micro_with_rams, 37 bbc_micro_with	<del>-</del>	•
bbc_micro, 33 bbc_submodules.h, 70 bbc_micro_clocking, 34 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl bbc, 14 bbc_micro_de1_cl bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bot, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_bot, 14 ce1_cl.h, 79 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_display, 69 bbc_display, 69 bbc_display, sram, 69 bbc_keyboard_ps2, 89 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_micro_locking, 70 cpu6502, 71  cdl/inc/dsr_lath, 76 cdl/inc/der_lath, 78 cdl/inc/der_lath, 84 cdl/inc/farmetuffer.h, 81 cdl/inc/feds.h, 84 cdl/inc/		
bbc_micro_clocking, 34 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bc, 14 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_with_rams, 37 bbc_micro_locking, 70 bbc_		
bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl, 13 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bbc, 14 bbc_micro_del_cl_bob, 14 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display_sram, 69 bbc_display_sram, 69 bbc_keyboard_csr, 69 bbc_micro_clocking, 70 bbc_micro_cleoking, 70 bbc_micro_levyboard, 70 bbc_micro_cleoking, 70 bbc_micro_clooking, 70 bbc_micro_levipce, 70 cpu6502, 71  cdl/inc/death, 84 cdl/inc/framebuffer, h, 81 cdl/inc/framebufer, 8 cdl/inc/framebufer, h, 81 cdl/inc/framebufer, h, 81 cdl/inc/framebufer, h, 81 cdl/inc/framebufer, h, 81 cdl/inc/framebufer, h		
bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_clocking, 34 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl bbc, 14 bbc_micro_de1_cl bbc, 14 bbc_micro_de1_cl io, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h bbc_display_sram, 69 bbc_display_sram, 69 bbc_keyboard_ps2, 69 bbc_micro_leveyboard, 70 bbc_micro_leveyboard, 70 bbc_micro_lecking, 70 bbc_micro_leckyboard, 70 bbc_micro_leckyboard, 70 bbc_micro_lecking, 70 bbc_micro_lecking, 70 bbc_micro_lecking, 70 cpu6502, 71  cdl/inc/drambuffer.h, 81 cdl/inc/lestah, 84 cdl/inc/lestah, 6l		
bbc_micro_clocking, 34 bbc_micro_cle1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_osr_select, 67 t_bbc_picro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_display_sram, 69 bbc_keyboard_ps2, 69 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_micro_rams, 70 bbc_micro_rams, 70 bbc_micro_rams, 70 bbc_micro_land, 70 bbc_micro_rams, 70 bbc_micro_land, 70 bbc_micro_rams, 81 cdl/inc/lrams, 81 cdl/inc/leds.h, 81 cdl/inc/leds.h, 81 cdl/inc/leds.h, 81 cdl/inc/leds.h, 81 cdl/inc/leds.h, 81 cdl/inc/leds.h, 70 cdl/inc/luls.h, 89 cdl/inc/leds.h, 71 cdl/inc/luls.h, 89 cdl/inc/leds.h, 71 cdl/inc/luls.h, 82 cdl/inc/leds.h, 71 cdl/inc/luls.h, 82 cdl/i		
bbc_submodules.h, 70  bbc_micro_de1_cl, 13  bbc_micro_de1_cl, 13  bbc_micro_de1_cl, 14  bbc_micro_de1_cl_bbc, 14  bbc_micro_de1_cl_bbc, 14  bbc_micro_de1_cl_bbc, 14  bbc_micro_de1_cl_bbc, 14  bbc_micro_de1_cl_bbc, 14  bbc_micro_de1_cl_io, 15  bbc_micro_de1_cl_io, 15  bbc_micro_de1_cl_io, 15  bbc_micro_de1_cl_io, 15  bbc_micro_keyboard, 35  bbc_micro_keyboard, 35  bbc_micro_keyboard, 35  bbc_micro_rams, 36  bbc_micro_rams, 36  bbc_micro_rams, 36  bbc_micro_types.h  t_bbc_osr_select, 67  t_bbc_osr_select, 67  t_bbc_micro_with_rams, 37  bbc_micro_with_rams, 37  bbc_micro_with_rams, 37  bbc_display_sram, 69  bbc_keyboard_ps2, 69  bbc_micro_keyboard, 70  bbc_micro_types.h  csr_interface.h, 76  csr_target_csr, 21  csr_target_csr, 21  csr_target_timeout, 22  csr_target_timeout, 26  csr_target_timeout, 26  csr_target_timeout, 27  csr_target_timeout, 28  csr_target_timeout, 29  csr_target_csr, 21  csr_target_csr, 21  csr_target_csr, 21  csr_target_timeout, 26  csr_target_timeout, 26  csr_target_csr, 21  csr_target_timeout, 26  csr_target_csr, 21  csr_target_c	<del>-</del>	
bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 de1_cl,h, 79 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_display_sram, 69 bbc_display_sram, 69 bbc_keyboard_cs, 69 bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_micro_c, 70 cpu6502, 17  cdl/inc/teltext,, 87 cdl/inc/teltexth,, 87 cdl/inc/telexth,, 89 cdl/inc/teltexth,, 87 cdl/inc/teltexth,, 87 cdl/inc/teltexth,, 87 cdl/inc/teltexth,, 87 cdl/inc/teltexth, 87 cdl/inc/teltat	<del>-</del>	
bbc_micro_de1_cl, 13 bbc_micro_de1_cl, 13 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_esr_select, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_display_sram, 69 bbc_keyboard_ps2, 69 bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_micro_topes, 70 cyne502, 71  cdl/inc/teletexth, 87 cdl/inc/tils.h, 89 cdl/inc/tils.h, 29 cdl/inc/tils.h, 20 cdl/inc/tils.h, 89 cdl/inc/tils.h, 20 cdl/inc/tils.h, 20 cdl/inc/tils.h, 20 cdl/inc/tils.h, 20 cdl/inc/tils.h, 20 cdl/inc/sian cdl/inc/tils.h, 20 cdl/inc/tils.h, 20 cdl/inc/staleath, 71 cdlos/inc/staleath, 71 cde845, 50 csr_iarget_ash, 50 csr_iarget_bbc_stor_r6 csr_target_imeout, 76 csr_target_osr, 21 csr_target_imeout, 22 csr_interface.h, 76 csr_target_osr, 21 csr_target_imeout, 22 csr_interface.h, 76 csr_target_osr, 21 csr_target_imeout,		• —
bbc_micro_de1_cl, 13 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 de1_cl,h, 79 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_gram_select, 68 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display_sram, 69 bbc_keyboard_csr, 69 bbc_keyboard_ps2, 69 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_micro_te1_cl_bbc, 14 cdl/inc/utils.h, 89 cpu6502, 17 cdl/inc/utils.h, 89 cpu6502, 17 cbc/submodules.h, 71 cpu6502, 17 crtc6845, 50 bbc_submodules.h, 71 crtc6845, 50 csr_interface.h csr_target_apb, 75 csr_master_apb, 76 csr_target_csr, 76 csr_target_timeout, 76 t_csr_target_apb, 20 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_interface.h csr_master_apb, 19 csr_master_apb, 19 csr_master_apb, 19 csr_target_apb, 20 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_interface.h csr_master_apb, 19 csr_master_apb, 19 csr_master_apb, 19 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_interface.h bbc_micro_de1_cl_bbc, 79 bbc_micro_de1_cl_bbc, 79 bbc_micro_de1_cl_bbc, 79 bbc_micro_de1_cl_ot, 79 de1_cl_controls, 16 de1_cl_controls, 16 de1_cl_otntrols, 16	bbc_micro_de1_cl, 13	
bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 de1_cl.h, 79 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 de1_cl.h, 79 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_szsam_select, 67 t_bbc_szam_select, 68 bbc_micro_with_rams, 37 bbc_micro_de1_cl_bc, 79 bbc_micro_de1_cl_bc, 79 bbc_micro_de1_cl_io, 79 de1_cl_controls, 16 de1_cl_controls, 16 de1_cl_h, 80	bbc_micro_de1_cl, 13	
bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 bbc_micro_de1_cl_bbc, 14 de1_cl.h, 79 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display, 69 bbc_display, 69 bbc_display, 69 bbc_keyboard_ps2, 69 bbc_micro_clocking, 70 bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_micro_cv, 70 cpu6502, 71  cpu6502, 71  cpu6502, 17 bbc_submodules.h, 71 cpu6502, 17 bbc_submodules.h, 71 cpu6502, 17 bbc_submodules.h, 71 cpu6502, 17 bbc_submodules.h, 71 cpu6502, 17  bbc_submodules.h, 71 cpu6845, 50 csr_interface.h csr_master_apb, 75 csr_master_apb, 76 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_interface.h, 76 csr_target_timeout, 22 csr_interface.h, 76 csr_target_timeout, 22 csr_target_timeout, 22 csr_interface.h, 76 csr_target_csr, 21 csr_target_timeout, 22 csr_target_timeout, 26 csr_target_timeout, 26 csr_target_timeout, 26 csr_target_timeout, 26 csr_target_timeout, 26 csr_target_timeout, 27 csr_target_timeout, 26 csr_target_timeout, 27 csr_target_timeout, 27 csr_target_timeout, 28 csr_target_timeout, 29 csr_target_timeout, 20 csr_target_timeout, 20 csr_target_timeout, 20 csr_target_timeout, 20 csr_target_timeout, 20 csr_target_t	bbc_micro_de1_cl, 13	•
bbc_micro_de1_cl_bbc, 14 de1_cl.h, 79 bbc_micro_de1_cl_io, 15 de1_cl.h, 79 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display_sram, 69 bbc_keyboard_csr, 69 bbc_keyboard_ps2, 69 bbc_micro_clocking, 70 bbc_micro_rams, 70 bbc_vidproc, 70 cpu6502, 71 bbc_vidproc, 70 cpu6502, 71  bbc_micro_de1_cl_bbc, 79 bbc_submodules, 1, 71 cpu6502, 17 ctc6845, 50 bbc_submodules.h, 71 ctc6845, 50 bcr_inte6845, 50 bcr_inte6845, 50 csr_inteface.h csr_target_apb, 75 csr_target_apb, 76 csr_target_timeout, 76 t_csr_target_apb, 70 csr_target_apb, 70 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_imeout, 22 csr_target_timeout, 23 csr_target_timeout, 22 csr_target_timeout, 23 csr_target_csr	bbc_micro_de1_cl_bbc, 14	
bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_del_cl_io, 15 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display, 69 bbc_display, 69 bbc_keyboard_csr, 69 bbc_keyboard_ps2, 69 bbc_micro_clocking, 70 bbc_micro_clocking, 70 bbc_micro_crams, 70 bbc_vidproc, 70 cpu6502, 71  crtc6845, 50 bbc_submodules.h, 71 crtc6845, 50 bbc_submodules.h, 71 crtc6845, 50 bbc_submodules.h, 71 crtc6845, 50 bbc_submodules.h, 72 crr_master_apb, 75 csr_master_apb, 75 csr_target_apb, 76 csr_target_timeout, 76 t_csr_aaster_apb, 19 csr_interface.h, 75 csr_master_apb, 19 csr_interface.h, 75 csr_master_apb, 19 csr_interface.h, 75 csr_master_apb, 19 csr_interface.h, 76 csr_target_apb, 20 csr_target_apb, 20 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_interface.h, 76 csr_target_timeout, 22 csr_target_timeout, 22 csr_interface.h, 76 csr_target_csr, 21 csr_target_timeout, 22 csr_target_cincot, 70 csr_target_csr, 76 csr_target	bbc_micro_de1_cl_bbc, 14	•
bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 de1_cl.h, 79 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display, 69 bbc_display, 69 bbc_floppy_sram, 69 bbc_keyboard_csr, 69 bbc_micro_clocking, 70 bbc_micro_clocking, 70 bbc_micro_rams, 70 bbc_vidproc, 70 cpu6502, 71  csr_target_clock, 61 crtc6845, 50 csr_interface.h crtc6845, 50 csr_interface.h crtc6845, 50 csr_interface.h csr_target_apb, 76 csr_target_csr, 76 csr_target_csr, 76 csr_target_csr, 76 csr_target_timeout, 70 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_target_timeout, 26 csr_target_timeout, 26 csr_target_timeout, 26 csr_target_timeout, 27 csr_target_timeout, 28 csr_target_timeout, 29 csr_target_timeout, 29 csr_target_timeout, 20 csr_target_csr, 21 csr_target	bbc_micro_de1_cl_bbc, 14	<del>-</del>
bbc_micro_de1_cl_io, 15 bbc_micro_de1_cl_io, 15 de1_cl.h, 79 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_submodules.h, 70 bbc_micro_types.h t_bbc_or, select, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_display, 69 bbc_display, 69 bbc_floppy_sram, 69 bbc_micro, 70 bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_widproc, 70 cpu6502, 71  bbc_widproc, 70 crinterface.h, 70 crict6845, 50 crinterface.h crinte	de1_cl.h, 79	•
bbc_micro_del_cl_io, 15  bbc_micro_del_cl_io, 15  del_cl.h, 79  bbc_micro_keyboard, 35  bbc_micro_rams, 36  bbc_micro_rams, 36  bbc_micro_rams, 36  bbc_micro_rams, 36  bbc_micro_types.h  t_bbc_osr_select, 67  t_bbc_pixels_per_clock, 67  t_bbc_micro_with_rams, 37  bbc_micro_with_rams, 37  bbc_micro_with_rams, 37  bbc_micro_with_rams, 37  bbc_display, 69  bbc_display_sram, 69  bbc_keyboard_csr, 69  bbc_keyboard_ps2, 69  bbc_micro_clocking, 70  bbc_micro_clocking, 70  bbc_widproc, 70  csr_interface.h, 76  csr_target_csr, 21  csr_target_timeout, 22  csr_target_timeout, 26  csr_target_target, 76  csr_target_target, 76  csr_target_target, 76  csr_target_target, 76  csr_target_target, 76  csr_target_	bbc_micro_de1_cl_io, 15	
bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display_sram, 69 bbc_keyboard_csr, 69 bbc_micro_tocking, 70 bbc_micro_teyboard, 70 bbc_micro_teyboard, 70 bbc_micro_leyboard, 70 bbc_micro_teyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_teyboard, 70 bbc_micro_teyboard, 70 bbc_wicfoppo, 71 bbc_vidproc, 70 cpu6502, 71  csr_interface.h csr_target_apb, 76 csr_target_apb, 20 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_interface.h, 76 csr_target_imeout, 22 csr_target_timeout, 22 csr_target_csr, 21 csr_target_csr,	bbc_micro_de1_cl_io, 15	
del_cl.n., 79 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_submodules.h, 70 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_submodules.h, 70 bbc_micro_types.h t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display, 69 bbc_keyboard_ps2, 69 bbc_micro_locking, 70 bbc_micro_typesam, 69 bbc_micro_keyboard, 70 bbc_micro_typesam, 69 bbc_micro_keyboard, 70 bbc_micro_typesam, 69 bbc_micro_keyboard, 70 bbc_micro_typesam, 69 bbc_micro_keyboard, 70 bbc_micro_typesam, 69 bbc_micro_locking, 70 bbc_micro_typesam, 69 bbc_micro_locking, 70 bbc_micro_typesam, 69 bbc_micro_locking, 70 bbc_micro_typesam, 69 bbc_micro_locking, 70 bbc_micro_typesam, 70 bc_micro_typesam, 70 bc_micro_typesam, 70 bc_micro_typesam, 70 bc_	bbc_micro_de1_cl_io, 15	
bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_micro_keyboard, 35 bbc_submodules.h, 70 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_submodules.h, 70 bbc_micro_types.h t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_display, 69 bbc_display_sram, 69 bbc_keyboard_ps2, 69 bbc_micro_locking, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_wicro_vall_car, 69 bbc_vidproc, 70 cpu6502, 71  bcs_rarget_car, 76 csr_target_capb, 19 csr_master_apb, 19 csr_master_apb, 19 csr_master_apb, 19 csr_master_apb, 19 csr_master_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_target_timeout, 26 csr_target_target_	de1_cl.h, 79	
bbc_micro_keyboard, 35 bbc_submodules.h, 70 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_submodules.h, 70 bbc_micro_tams, 36 bbc_submodules.h, 70 bbc_micro_tams, 36 bbc_submodules.h, 70 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display_sram, 69 bbc_display_sram, 69 bbc_keyboard_csr, 69 bbc_keyboard_ps2, 69 bbc_micro_locking, 70 bbc_micro_rams, 70 bbc_vidproc, 70 csr_target_csr, 76 csr_target_timeout, 76 t_csr_access_data, 75 csr_master_apb, 19 csr_master_apb, 20 csr_target_imeout, 22 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_imeout, 22 csr_target_timeout, 22 csr_target_timeout, 22 csr_target_timeout, 22 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_cosr, 20 csr_target_cosr, 20 csr_target_csr, 21 csr_target_cosr, 20 csr_target_cosr, 21 csr_target_csr, 2	bbc_micro_keyboard, 35	
bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display_sram, 69 bbc_display_sram, 69 bbc_keyboard_csr, 69 bbc_keyboard_ps2, 69 bbc_micro_locking, 70 bbc_micro_rams, 70 bbc_videpolocy, 71 bbc_virams, 70 bbc_virams, 76 t_csr_target_timeout, 76 t_csr_master_apb, 19 csr_master_apb, 20 csr_target_apb, 20 csr_target_mab, 20 csr_target_mab, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr	bbc_micro_keyboard, 35	
bbc_micro_rams, 36 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display, 69 bbc_display_sram, 69 bbc_floppy_sram, 69 bbc_keyboard_csr, 69 bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_vidproc, 70 csr_master_apb, 19 csr_target_impo.t	bbc_micro_keyboard, 35	— <del>-</del> —
bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_submodules.h, 70 bbc_micro_types.h t_bbc_pixels_per_clock, 67 t_bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_display, 69 bbc_display_sram, 69 bbc_display_sram, 69 bbc_keyboard_ps2, 69 bbc_micro_clocking, 70 bbc_micro_clocking, 70 bbc_micro_rams, 30 csr_master_apb, 19 csr_master_apb. 19 csr_master_apb, 19 csr_master_apb, 19 csr_master_apb, 19	bbc_submodules.h, 70	_ <del>-</del> _
bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_micro_rams, 36 bbc_submodules.h, 70 csr_master_apb, 19 csr_interface.h, 75 csr_master_apb, 19 csr_target_apb, 20 csr_target_csr, 76 csr_target_csr, 21 csr_target_timeout, 22 csr_target_timeout, 26 csr_target_target_timeout, 26 csr_target_ta	bbc_micro_rams, 36	
bbc_micro_rams, 36 bbc_submodules.h, 70 csr_master_apb, 19 bbc_micro_types.h t_bbc_csr_select, 67 t_bbc_pixels_per_clock, 67 t_bbc_sram_select, 68 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_interface.h, 76 csr_interface.h, 76 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_apb, 20 csr_target_csr, 21 csr_target_timeout, 22 csr_target_timeout, 26 csr_target_timeout, 26 csr_target_timeout, 26 csr_target_timeout, 26 csr_target_target_timeout, 26 csr_target_target_timeout, 26 csr_target_target_timeout, 26 csr_target_ta	bbc_micro_rams, 36	·
bbc_submodules.h, 70  bbc_micro_types.h  t_bbc_csr_select, 67  t_bbc_pixels_per_clock, 67  t_bbc_micro_with_rams, 37  bbc_micro_with_rams, 37  bbc_micro_with_rams, 37  bbc_submodules.h  acia6850, 68  bbc_display, 69  bbc_display_sram, 69  bbc_keyboard_csr, 69  bbc_keyboard_ps2, 69  bbc_micro_clocking, 70  bbc_micro_rams, 70  bbc_vidproc, 70  csr_target_apb, 20  csr_target_apb, 20  csr_target_apb, 20  csr_target_apb, 20  csr_target_csr, 21  csr_target_csr, 21  csr_target_csr, 21  csr_target_csr, 21  csr_target_csr, 21  csr_target_timeout, 22  csr_target_cinc, 76  csr_target_cinc, 76  csr_target_cinc, 76  csr_target_cinc, 70  c	bbc_micro_rams, 36	
bbc_micro_types.h     t_bbc_csr_select, 67     t_bbc_pixels_per_clock, 67     t_bbc_sram_select, 68  bbc_micro_with_rams, 37     bbc_micro_with_rams, 37  bbc_micro_with_rams, 37  bbc_submodules.h     acia6850, 68     bbc_display_sram, 69     bbc_floppy_sram, 69     bbc_keyboard_csr, 69     bbc_keyboard_ps2, 69     bbc_micro_clocking, 70     bbc_micro_cams, 70     bbc_micro_rams, 70     bbc_vidproc, 70     cpu6502, 71  csr_target_apb, 20     csr_target_spb, 20     csr_target_apb, 20     csr_target_apb, 20     csr_target_apb, 20     csr_target_csr, 21     csr_target_csr, 21     csr_target_csr, 21     csr_target_csr, 21     csr_target_timeout, 22     csr_target_timeout, 25     csr_target_timeout, 26     csr_target_timeout, 26     csr_target_timeout, 26     csr_target_timeout, 26     csr_target_csr, 21     csr_target_timeout, 26     csr_target_csr, 21     csr_target_apb, 20     csr_target_csr, 21     csr_target_apb, 20     csr_target_csr, 21     csr_target_startered.h, 76     csr_target_csr, 21     csr_target_startered.h, 76     csr_target_startered.h, 76     csr_target_startered.h, 76     csr_target_startered.h, 76     csr_target_startered.h, 76     csr_target_startered.h, 76     csr_target_starter	bbc_submodules.h, 70	
t_bbc_csr_select, 67  t_bbc_pixels_per_clock, 67  t_bbc_sram_select, 68  bbc_micro_with_rams, 37  bbc_micro_with_rams, 37  bbc_micro_with_rams, 37  bbc_submodules.h  acia6850, 68  bbc_display_sram, 69  bbc_floppy_sram, 69  bbc_keyboard_csr, 69  bbc_keyboard_ps2, 69  bbc_micro_clocking, 70  bbc_micro_rams, 70  bbc_vidproc, 70  csr_target_apb, 20  csr_target_apb, 20  csr_target_csr, 21  csr_target_csr, 21  csr_target_csr, 21  csr_target_imeout, 22  csr_target_timeout, 22  csr_target_timeout, 22  csr_target_timeout, 22  de1_cl.h  bbc_micro_de1_cl_bbc, 79  de1_cl_controls, 80  de1_cl_controls, 16  de1_cl.h, 80	bbc_micro_types.h	
t_bbc_pixels_per_clock, 67 t_bbc_sram_select, 68  bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display, 69 bbc_display_sram, 69 bbc_floppy_sram, 69 bbc_keyboard_csr, 69 bbc_keyboard_ps2, 69 bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_vidproc, 70 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_target_timeout, 26 csr_target_csr, 21 csr_target_csr.	t_bbc_csr_select, 67	
t_bbc_sram_select, 68 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display, 69 bbc_display_sram, 69 bbc_floppy_sram, 69 bbc_keyboard_csr, 69 bbc_keyboard_ps2, 69 bbc_micro, 70 bbc_micro_clocking, 70 bbc_micro_rams, 70 bbc_micro_rams, 70 bbc_vidproc, 70 csr_target_csr, 21 csr_target_select, 76 csr_target_select,	t_bbc_pixels_per_clock, 67	
bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display, 69 bbc_display_sram, 69 bbc_floppy_sram, 69 bbc_keyboard_csr, 69 bbc_keyboard_ps2, 69 bbc_micro, 70 bbc_micro_clocking, 70 bbc_micro_rams, 70 bbc_widproc, 70 csr_target_csr, 21 csr_target_csr_ta	t bbc sram select, 68	
bbc_micro_with_rams, 37 bbc_micro_with_rams, 37 bbc_submodules.h acia6850, 68 bbc_display_sram, 69 bbc_floppy_sram, 69 bbc_keyboard_csr, 69 bbc_keyboard_ps2, 69 bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_vidproc, 70 csr_target_csr, 21 csr_target_csr, 21 csr_target_csr, 21 csr_target_timeout, 22 csr_interface.h, 76 csr_target_timeout, 22 de1_cl.h bbc_micro_de1_cl_bbc, 79 bbc_micro_de1_cl_io, 79 de1_cl_controls, 80 de1_cl_controls, 16 de1_cl_controls, 16 cpu6502, 71 de1_cl_h, 80	bbc_micro_with_rams, 37	
bbc_micro_with_rams, 37  bbc_submodules.h     acia6850, 68     bbc_display, 69     bbc_floppy_sram, 69     bbc_keyboard_csr, 69     bbc_micro_clocking, 70     bbc_micro_keyboard, 70     bbc_micro_rams, 70     bbc_vidproc, 70     csr_interface.h, 76     csr_target_timeout, 22     csr_interface.h, 76     csr_target_timeout, 22     csr_interface.h, 76     csr_target_timeout, 22     de1_cl.h     bbc_micro_de1_cl_bbc, 79     bbc_micro_de1_cl_io, 79     de1_cl_controls, 80     de1_cl_controls, 16     cpu6502, 71     de1_cl.h, 80	bbc_micro_with_rams, 37	
bbc_submodules.h     acia6850, 68     bbc_display, 69     bbc_display_sram, 69     bbc_floppy_sram, 69     bbc_keyboard_csr, 69     bbc_micro, 70     bbc_micro_clocking, 70     bbc_micro_rams, 70     bbc_vidproc, 70     csr_target_timeout, 22     csr_interface.h, 76     csr_target_timeout, 22     de1_cl.h     bbc_micro_de1_cl_bbc, 79     de1_cl_controls, 80     de1_cl_controls, 16     cpu6502, 71     de1_cl.h, 80	bbc micro with rams, 37	
acia6850, 68 bbc_display, 69 bbc_display_sram, 69 bbc_floppy_sram, 69 bbc_keyboard_csr, 69 bbc_micro, 70 bbc_micro_clocking, 70 bbc_micro_rams, 70 bbc_vidproc, 70 csr_target_timeout, 22 csr_interface.h, 76 csr_target_timeout, 22 de1_cl.h bbc_micro_de1_cl_bbc, 79 bbc_micro_de1_cl_io, 79 de1_cl_controls, 80 de1_cl_controls, 16 de1_cl_controls, 16 de1_cl.h, 80	bbc submodules.h	
bbc_display, 69  bbc_display_sram, 69  bbc_floppy_sram, 69  bbc_keyboard_csr, 69  bbc_micro, 70  bbc_micro_clocking, 70  bbc_micro_rams, 70  bbc_vidproc, 70  bbc_vidproc, 70  csr_target_timeout, 22  csr_interface.h, 76  csr_target_timeout, 22  de1_cl.h  bbc_micro_de1_cl_bbc, 79  bbc_micro_de1_cl_io, 79  de1_cl_controls, 80  de1_cl_controls, 16  de1_cl_controls, 16  de1_cl_controls, 16	acia6850, 68	— <del>-</del> —
bbc_display_sram, 69 bbc_floppy_sram, 69 bbc_keyboard_csr, 69 bbc_micro, 70 bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_vidproc, 70 bbc_vidproc, 70 bbc_vidproc, 70 bbc_nicro_tolocking, 70		
bbc_floppy_sram, 69 bbc_keyboard_csr, 69 bbc_keyboard_ps2, 69 bbc_micro, 70 bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_vidproc, 70 bbc_vidproc, 70 bbc_vidproc, 70 cpu6502, 71  csi_micradec.n, 70 c	— · •	_ • _
bbc_keyboard_csr, 69 bbc_keyboard_ps2, 69 bbc_micro, 70 bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_vidproc, 70 cpu6502, 71 bbc_keyboard_csr, 69 de1_cl.h bbc_cil.h bbc_micro_de1_cl_bbc, 79 bbc_micro_de1_cl_io, 79 de1_cl_controls, 80 de1_cl_controls, 16 de1_cl_controls, 16 de1_cl_controls, 16		
bbc_keyboard_ps2, 69 bbc_micro, 70 bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_vidproc, 70 cpu6502, 71  de1_cl.h bbc_micro_de1_cl_bbc, 79 bbc_micro_de1_cl_io, 79 de1_cl_controls, 80 de1_cl_controls, 16 de1_cl_controls, 16 de1_cl_controls, 16		csi_target_timeout, 22
bbc_micro, 70 bbc_micro_de1_cl_bbc, 79 bbc_micro_clocking, 70 bbc_micro_de1_cl_io, 79 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_widproc, 70 cpu6502, 71 bbc_micro_de1_cl_io, 79 de1_cl_controls, 80 de1_cl_controls, 16 de1_cl_controls, 16 de1_cl_controls, 16	_ ·	de1 cl.h
bbc_micro_clocking, 70 bbc_micro_keyboard, 70 bbc_micro_keyboard, 70 bbc_micro_rams, 70 bbc_vidproc, 70 cpu6502, 71 bbc_micro_clocking, 70 bbc_micro_de1_cl_io, 79 de1_cl_controls, 80 de1_cl_controls, 16 de1_cl_controls, 16 de1_cl_h, 80		<del>_</del>
bbc_micro_keyboard, 70 de1_cl_controls, 80 bbc_micro_rams, 70 de1_cl_controls, 16 bbc_vidproc, 70 de1_cl_controls, 16 cpu6502, 71 de1_cl.h, 80		
bbc_micro_rams, 70       de1_cl_controls, 16         bbc_vidproc, 70       de1_cl_controls, 16         cpu6502, 71       de1_cl.h, 80	<del>-</del>	
bbc_vidproc, 70	·	
cpu6502, 71 de1_cl.h, 80		
•		
	•	

92 INDEX

dprintf, 45	led_seven_segment, 25
dprintf, 45	led_seven_segment, 25
dprintf.h, 81	leds.h, 85
dprintf.h	led_ws2812_chain, 26
dprintf, 81	led_ws2812_chain, 26
dprintf_2_mux, 81	led_ws2812_chain, 26
dprintf_4_mux, 81	leds.h, 85
dprintf_2_mux, 46	leds.h
dprintf.h, 81	led_seven_seg_hex_a, 86
dprintf 4 mux, 47	led_seven_seg_hex_b, 86
dprintf.h, 81	led_seven_seg_hex_c, 86
•	led_seven_seg_hex_d, 86
fdc8271, 41	led_seven_seg_hex_e, 86
bbc_submodules.h, 72	led_seven_seg_hex_f, 86
fdc8271, 41	led_seven_seg_hex_g, 86
framebuffer, 51	led_seven_segment, 85
framebuffer, 51	led_ws2812_chain, 85
framebuffer.h, 82	,
framebuffer.h	ps2_host, 23
framebuffer, 82	input_devices.h, 84
framebuffer teletext, 82	ps2_host, 23
framebuffer_timing, 82	ps2 host, 23
framebuffer teletext, 52	ps2_host_keyboard, 24
framebuffer.h, 82	input_devices.h, 84
framebuffer_teletext, 52	ps2_host_keyboard, 24
framebuffer_teletext, 52	ps2_host_keyboard, 24
framebuffer_timing, 53	po=ooo, ooaa, = .
framebuffer.h, 82	saa5050, <mark>54</mark>
framebuffer_timing, 53	bbc_submodules.h, 72
framebuffer_timing, 53	saa5050, <mark>54</mark>
namebaner_timing, 55	se_sram_mrw_2_16384x48
generic_valid_ack_mux, 48	srams.h, 86
generic_valid_ack_mux, 48	se_sram_mrw_2_16384x8
generic valid ack mux, 48	srams.h, <mark>86</mark>
generic_valid_ack_max, +0	se_sram_srw_128x45
hysteresis_switch, 49	 srams.h, 86
hysteresis switch, 49	se_sram_srw_128x64
hysteresis_switch, 49	srams.h, 86
utils.h, 89	se sram srw 16384x32
utilo.n; 00	srams.h, 86
input devices.h	se_sram_srw_16384x40
ps2_host, 84	srams.h, 87
ps2_nost, 64 ps2 host keyboard, 84	se_sram_srw_16384x8
psz_nost_keyboard, o+	srams.h, 87
led_seven_seg_hex_a	se_sram_srw_256x40
leds.h, 86	srams.h, 87
led_seven_seg_hex_b	se_sram_srw_256x7
leds.h, 86	
•	srams.h, 87
led_seven_seg_hex_c leds.h, 86	se_sram_srw_32768x32
	srams.h, 87
led_seven_seg_hex_d	se_sram_srw_32768x64
leds.h, 86	srams.h, 87
led_seven_seg_hex_e	se_sram_srw_65536x32
leds.h, 86	srams.h, 87
led_seven_seg_hex_f	se_sram_srw_65536x8
leds.h, 86	srams.h, 87
led_seven_seg_hex_g	srams.h
leds.h, 86	se_sram_mrw_2_16384x48, 86
led_seven_segment, 25	se_sram_mrw_2_16384x8, 86

INDEX 93

se_sram_srw_128x45, 86	t_bbc_pixels_per_clock
se_sram_srw_128x64, 86	bbc_micro_types.h, 67
se_sram_srw_16384x32, 86	t_bbc_sram_select
se_sram_srw_16384x40, 87	bbc_micro_types.h, 68
se_sram_srw_16384x8, 87	t_csr_access_data
se_sram_srw_256x40, 87	csr_interface.h, 75
se_sram_srw_256x7, 87	t_teletext_vertical_interpolation
se_sram_srw_32768x32, 87	teletext.h, 88
se_sram_srw_32768x64, 87	teletext, 55
se sram srw 65536x32, 87	teletext, 55
se_sram_srw_65536x8, 87	teletext.h, 88
,	teletext.h
t_apb_processor_request, 60	tvi_all_scanlines, 88
t_apb_processor_response, 60	tvi_even_scanlines, 88
t_apb_request, 59	tvi_odd_scanlines, 88
t_apb_response, 60	teletext.h
t_apb_rom_request, 60	t_teletext_vertical_interpolation, 88
t_bbc_clock_control, 65	teletext, 88
t_bbc_clock_status, 66	tvi all scanlines
t_bbc_display, 63	teletext.h, 88
t_bbc_display_sram_write, 63	tvi_even_scanlines
t bbc floppy op, 64	teletext.h, 88
t_bbc_floppy_response, 64	tvi_odd_scanlines
t_bbc_floppy_sector_id, 63	teletext.h, 88
t_bbc_floppy_sram_request, 65	tolotoxtin, oo
t_bbc_floppy_sram_response, 65	utils.h
t_bbc_keyboard, 62	hysteresis_switch, 89
t_bbc_micro_sram_request, 66	.,,
t_bbc_micro_sram_response, 67	via6522, 40
t_csr_access, 75	bbc_submodules.h, 73
t_csr_request, 74	via6522, 40
t_csr_response, 74	
t_de1_cl_diamond, 77	
t_de1_cl_inputs_control, 77	
t_de1_cl_inputs_status, 77	
t_de1_cl_joystick, 78	
t de1 cl lcd, 79	
t_de1_cl_rotary, 78	
t_de1_cl_shift_register, 78	
t de1 cl shift register control, 79	
t_de1_cl_user_inputs, 78	
t_dprintf_byte, 81	
t_dprintf_req_2, 80	
t_dprintf_req_4, 80	
t_dprintf_resp, 80	
t_led_ws2812_data, 85	
t_led_ws2812_request, 85	
t_ps2_key_state, 83	
t_ps2_pins, 83	
t_ps2_rx_data, 83	
t_rotary_motion_inputs, 77	
t_teletext_character, 88	
t_teletext_pixels, 88	
t_teletext_rom_access, 88	
t_teletext_timings, 87	
t_video_bus, 67	
t_video_bus, 67 t_video_timing, 82	
t_bbc_csr_select	
bbc_micro_types.h, 67	
DDC_IIIICIO_type5.II, 0/	