	[8086 ma MVI hudaina]
	Page No.
	(eq) (Date: / /
	Addressing Modes in 8086.
#	MANAGE TO SALESTON PAIRES LONG TO PAIRES LONG TRANCE LONG TO PAIRES LONG TO PAIRES LONG TO PAIRES LONG TO PAIRE
	Y
(i)	Register Addressing Mode. In this mode, the operand is specified in register i.e.
	In this mode, the operand is specified in register i.e.
	operands are present in specific register.
	Example:
	MOV AH, BL MOV CX, DX
	Here,
	the operand is present in register BL which is
	transfered to register AH.
(6)	Immediate Addressing Mode.
	In this addressing mode, the operand is present in the
	instruction.
	Example:
	Mov AH, 45 H
	MOV BX, 2070 H
(iii)	Direct Addressing Mode.
3	In this addressing mode, the location of operand is specified
	in a instruction.
	Example:
	→ ABB Ax , [5000 H]
	Here,
	whose effective address memory location in the data segment
	offset address and sold be computed using 5000 H as the
	offset address and content of theirs the As an inconted
	address. and content of theirs the as as segmented
	Effective Address (sp) - 0-
	Effective Address (EA) = BS + 5000.
	85 × 10 N + 5000
W	= 20000 + 5000 = 25000 Hy

Page No. -> MOV AL, [1234 H] / / / Effective Address = AS + 1234. Indirect Memory Addressing Mode.

In this mode, effective address of operand is taken directly the base register (BX or BP) or index registe SI OV BI). Examble: MOV CX, [BX] 8000 = [x8] , H0001 = 2A Effective Address = 10000 + 10008 = Bs + [BX] 11. H 80008 H 1 shoi-a 1-1 ABB, CX, [SI] E.A. = AS + [SI] = 10000 + [SI] Tig Less is on Physine (V) Based Addressing Mode. the sum of the diaplace
BX or BP. In this mode, the effective address is and the contents of the register a diaplacement value MOV AX, 8 [BX] Example: Effective Address = As + [Bx] + 0008 In this addressing mode, the PO.A. is calculated with the help of dichlacement value specified in a instruction and index (vi) Indexed Addressing Mode: MOV AX, Value (SI Physical Address = BS + value + [87]

		anroughput >	- No. of - decanot	gecrease	time for	execution	Page	No	
B.L.							Date	: 1	5
<u> </u>	(vii)	Based Ind	exed A	ddressing	Mode.				1
	Co.,	In this addressing mode, physical address is calculated indexed register, based register and displacement value.							
		Example:)	# 10 T	1 11/	A	1.		Ue.
		Mo	ν Α×,	4 [Bx]	[81]	4	1		1
	, i	Physical	Addres	s = AS	+0094+1[BXJ + [sɪ]	2112	/
		J		r		. '	(to pro		\
	#	Pipelining.					57.		
		, 0	4		irdi	10 11	A 6		
		clock	1	2	1 3	H.40)	5	16	/
	-	Instruction i	Fetch-	Aecode	execute becade	1 10/1-1	113	0	7
		Instruction its	14.71	Fetch	· Decode	Execute	.(
		Instruction i+2			Fetch	Decode	Execute		
		Instruction i+3			Tireil	Fetch			
		Instruction ita		LI	7 + 24	· A · 3	Decode	- carle	
				100	on ni	· / · · · ·	Fetch	Decode	Execu
			Fi	vtant : P	schion Pi				
	-			9					1
#	Bo	s interrupt	signal	fracti-	riode.	1.816691		Paren	(in
	11	ie o x	1 1 3 10 3 1			ide, Me	2147 By 45	at t	-
	NE	T21H	1		lo atingt	10: 314		149 7.	
					r			rsa .	
	1+	is Bos inte	muhl	•	[xa]	, XA			
	INI	21 11.0	mapi 8	ignal . 71	here are	differen	+ 1		
(L)	M	OV AH, UL	1	1 -	weekbb.	2V 15 5 1	ic quinc	tions of	B
		INT 21 H					7	1	
1. 3 m 3. J.		1 + 1			Pakoni				
	The	e dina	n. 1. 1	11	No.	A TIME PARTY	9 53	6.5	VI.
		TWO INAT	ructions	togotho	Ψ.	=138h+	ι. :	11 1	
	from	N. Charles			A STATE OF THE PARTY OF THE PAR		_		
	from	Keyboard	and a	tore !	Will	accept	one i	ingle ch	ara
	from	e two inst Keyboard	and a	store it	in AL	registe	one s	ingle ch	aral
	from	Keyboard	and a	store lit	in AL	registe	one s	ingle ch	naval

		Same !	
			Page No. Date: / /
(2)	MOV AH, 02 H	e m Herr	
	INT 21H		
			9 1 1 2
	these two instructions will	diaplay a	single character stored in
	the AL register.		NAG PARK S
	V		
\parallel	MOV AL, 41H : 41H	is ascii val	ue of 'A' so it display A'
	MOV AH, 02H	7 7 /	E 32 102
	INT 21H		15 VI 1 a
	TIO (D		1071 M. T. I
		F. P. Te	4 (J. 149 20)
(3)	MOV AH, 09H		va jaki vidit
	INT 21H		VIII UH VOM
			the second in
	here two instructions will	display a	in entire string stored in
	here two that for this	these two	o condition is a must-
r	nemory location. For this - # the offset address	, 011000	tring was to be stored
	~ 11.5 ACO 10	of me s	(Ting
	P DY YOUNTER.		
	- The string must be	terminated	by a fin
	- The string mass be		MINIM JUST
C	ample:		
		AX, 4000	Н
(i) N	OV AH, ACH OV MOV	ments in the	and resident the same of the
I	JT 21 H 70 11 11 11 11	His Mary	To produce
	90 h	11 termina	te the program execution
The	se two instructions wi	101	41167
-	12.4	, , , , 444	THE OF ASSETS
	and the same of th		17881. B
M	OV AH, OAH		mater second .
	Control of the second		Jones .
I	UT 21H		11-8 DHIZ.
			10
	0	to these t	wo instructions.
10	input a string, we u	AC VICE	87 QA
			10 . 10
			2019) L
			201



EXAMPLES

MOV ARRAY[SI],BL: Copys BL into the data segment memory location addressed by ARRAY plus

SI.

MOV LIST[SI+2],CL: Copys CL into the data segment memory location addressed by sum of LIST,

SI and 2.

7. Base Relative plus Index Addressing Mode

The base relative plus index addressing mode is similar to the base plus index addressing mode but it adds a displacement to form a memory address.

Transfers a byte or word between a register and the memory location addressed by a base and an index register plus a displacement.

Instruction	Source	Destination
MOV[BX+SI+05], CL	Register CL	Assume DS =1000H assume BX=0300H
		Assume SI=0200H
		10000H+0300H+0200H+05H=10505H
		Memory Location 10505H
	V (1) 4/11 4	

EXAMPLES

MOV LIST[BP+DI],CL : Copys CL into the stack segment memory location addressed by the sum

of LIST, BP and DI

MOV DH,[BX+DI+20H]: Copys the byte contents of the data segment memory location addressed

by the sum of BX, DI and 20 Hint oDH

Pipelining

Pipelining is an implementation technique where multiple instructions are overlapped in execution. The computer pipeline is divided in stages. Each stage completes a part of an instruction in parallel. The stages are connected one to the next to form a pipe - instructions enter at one end, progress through the stages, and exit at the other end.

Pipelining does not decrease the time for individual instruction execution. Instead, it increases instruction throughput. The **throughput** of the instruction pipeline is determined by how often an instruction exits the pipeline.

Because the pipe stages are hooked together, all the stages must be ready to proceed at the same time. We call the time required to move an instruction one step further in the pipeline *a machine cycle*. The *length* of the machine cycle is determined by the time required for the slowest pipe stage.

The pipeline designer's goal is to balance the length of each pipeline stage. If the stages are perfectly balanced, then the time per instruction on the pipelined machine is equal to

Time per instruction on nonpipelined machine Number of pipe stages

Under these conditions, the speedup from pipelining equals the number of pipe stages. Usually, however, the stages will not be perfectly balanced; besides, the pipelining itself involves some overhead.

Instruction Pipeline

Any architecture can be pipelined by making each clock cycle into a pipe stage.

Clock#	1	2	3	4	5	6	7
Instruction i	Fetch	Decode	Execute				
Instr. $i + 1$		Fetch	Decode	Execute		,	
Instr. $i + 2$			Fetch	Decode	Execute		
Instr. $i + 3$				Fetch	Decode	Execute	
Instr. $i + 4$					Fetch	Decode	Execu

Table 2.1: Instruction Pipeline


Here instruction i is fetched in clock #1. After it has been fetched it is decoded in clock #2 and at the same time next instruction i. e. instr. i+1 is fetched. At Clock#3, instruction i is executed, instr. i+1 is decoded and instr. i+2 is fetched and so on.

Hence at the end of clock #3, instruction i is executed. Sometime later at the end of clock #4 instruction i+1 is executed.

If we assume that unpipelined architecture took 3 ns then this pipelined architecture will take 1 $_{100}$ to finish a stage (fetch, decode and execute).

Advantages of pipelining:

- The execution unit always reads the next instruction byte from the queue in BIU. This is faster than sending out an address to the memory and waiting for the next instruction byte to come.
- In short pipelining eliminates the waiting time of EU and speeds up the processing. The 8086 BIU will not initiate a fetch unless and until there are two empty bytes in queue. 8086 BIU normally obtains two instruction bytes per fetch.



- Explain 8085 architecture with the help of its block diagram. 1.
- Why addressing modes are required in microprocessor? Explain the addressing modes of 8085 2. 3.
- Why flags are required in microprocessor? Explain 8085 flags with suitable facts and figures. Draw a neat pin diagram of 8085 microprocessor and explain it. 4.
- Explain 8086 architecture with the help of its EU and BIU. 5.
- What is the advantage of having more addressing modes in 8086 microprocessor? Explain the 6. addressing modes of 8086 architecture with examples. 7.
- Why is flags? Explain 8086 flags with suitable facts and figures.
- What is segmented memory? List out the advantages and disadvantages of segmentation. 9.
- What is pipeline? Explain instruction pipeline in brief.

