

SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

- **Package Options Include Plastic** Small-Outline (D, NS, PS), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs
- Also Available as Dual 2-Input Positive-NAND Gate in Small-Outline (PS) **Package**


SN5400 . . . J PACKAGE SN54LS00, SN54S00 . . . J OR W PACKAGE **SN7400, SN74S00...D, N, OR NS PACKAGE** SN74LS00 ... D, DB, N, OR NS PACKAGE (TOP VIEW)

1A 1B 1Y 2A 2B 2Y	2 3 4 5 6	14 13 12 11 10 9	V <sub>CC</sub> 4B 4A 4Y 3B 3A
GND	[7	8	] 3Y






SN5400 ... W PACKAGE (TOP VIEW)



SN54LS00, SN54S00 . . . FK PACKAGE (TOP VIEW)



## description/ordering information

These devices contain four independent 2-input NAND gates. The devices perform the Boolean function  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

