Question 1: What changes would this code require if you were to use a custom CORDIC similar to what you designed for Project: CORDIC? Compared to a baseline code with HLS math functions for cos() and sin(), would changing the accuracy of your CORDIC core make the DFT hardware resource usage change? How would it affect the performance? Note that you do not need to implement the CORDIC in your code, we are just asking you to discuss potential tradeoffs that would be possible if you used a CORDIC that you designed instead of the one from Xilinx.

Question 2:

For this assignment, throughput was calculated as: DFT size * Fmax / interval

Implementation	Resource Utilization	Performance
(256 point DFT)		
Baseline for DFT	BRAM: 2	DFT/sec: 82.74 kHz
	DSP: 25	Latency: 3.935e6 ns
	LUT: 5113	Clock Cycle: 393533
	FF: 4441	
Math Functions	BRAM: 4	DFT/sec: 89.66 kHz
Eliminated for	DSP: 5	Latency: 3.935e6 ns
DFT	LUT: 1544	Clock Cycle: 393493
	FF: 1229	

When I change the size of DFT from 256 to 128, I get "FAIL: Output DOES NOT match the golden output". The precalculated coefficients no longer correspond to the new size of DFT.

Question 3:

Implementation	Resource Utilization	Performance
(256 point DFT)		
DFT Function	BRAM: 4	DFT/sec: 89.66 kHz
Interface with 2	DSP: 5	Latency: 3.9356e6 ns
input arrays and	LUT: 1470	Clock Cycle: 393493
2 output arrays	FF:1229	


As expected, LUT utilization reduced, as the input and output memory are no longer shared.

Question 4:

The relationship between array partitioning and loop unrolling is that they both allow for parallel programming. In array partitioning, parallel programming happens by breaking the array up into smaller blocks and allowing simultaneous access to the array data. For loop unrolling, operations are able to running in parallel and simultaneously as well.


Implementation	Resource Utilization	Performance
(256 point DFT)		
#pragma HLS	BRAM: 4	DFT/sec: 105.97kHz
unroll factor=2	DSP: 5	Latency: 3.329e6 ns
(first for loop)	LUT: 1839	Clock Cycle: 332932
	FF:1564	
#pragma HLS	BRAM: 4	DFT/sec: 90.41 kHz
unroll factor=2	DSP: 7	Latency: 3.333e6 ns
(second for loop)	LUT: 1746	Clock Cycle: 333316
	FF: 1523	
#pragma HLS	BRAM: 6	DFT/sec: 89.69 kHz
unroll factor=2	DSP: 5	Latency: 3.934e6 ns
(last for loop)	LUT: 1485	Clock Cycle: 393365
	FF: 1236	
#pragma HLS	BRAM: 6	DFT/sec: 90.544 kHz
unroll factor=2	DSP: 7	Latency: 3.328e6 ns
(3 for loops)	LUT: 2566	Clock Cycle: 332804
	FF:2454	
#pragma HLS	BRAM: 4	DFT/sec: 105.993 kHz
unroll factor=4	DSP: 5	Latency: 3.329e6 ns
(first for loop)	LUT: 2773	Clock Cycle: 332868
	FF:2735	

Observation: Depending on the complexity of the loop, a higher throughput is achievable when unrolling the loop. That is, you can make more calculations by unlooping and as a result get a higher throughput. For loops that are more simple and don't have much to calculate, the throughput isn't optimized very much.



Implementation (256 point DFT)	Resource Utilization	Performance
#pragma HLS	BRAM: 10	DFT/sec: 89.663kHz
ARRAY_PARTITION	DSP: 8	Latency: 3.935e6 ns
type=block	LUT: 1510	Clock Cycle: 393493
factor=4	FF:1229	
#pragma HLS	BRAM: 6	DFT/sec: 89.663kHz
ARRAY_PARTITION	DSP: 5	Latency: 3.935e6ns
type=block	LUT: 1488	Clock Cycle: 393493
Factor=2	FF: 1229	
#pragma HLS	BRAM: 4	DFT/sec: 89.663kHz
ARRAY_PARTITION	DSP: 5	Latency: 3.935e6 ns
type=block	LUT: 1470	Clock Cycle: 393493
Factor=2	FF: 1229	
Dim=2		

Observation: Array partitioning didn't yield a big difference in throughput. This might be because of the dimension of the array. It seemed intuitive to use block partitioning but there wasn't much change with factor and dimension value changes.



Implementation	Resource	Performance
(256 point DFT)	Utilization	
#pragma HLS	BRAM: 4	DFT/sec: 105.97kHz
unroll factor=2	DSP: 5	Latency: 3.329e6 ns
(first for loop)	LUT: 1839	Clock Cycle: 332933
AND	FF: 1564	
#pragma HLS		
ARRAY_PARTITION		
type=block		
factor=2		
dim=2		
#pragma HLS	BRAM: 4	DFT/sec: 105.993kHz
unroll factor=4	DSP: 5	Latency: 3.329e6 ns

(first for loop)	LUT: 2773	Clock Cycle: 332868
AND	FF:2735	
#pragma HLS		
ARRAY_PARTITION		
type=block		
factor=2		
dim=2		

Comparing throughput values between loop unrolling and array partitioning, I was able to achieve the exact same throughput with loop unrolling factor of 2 both when I used block array partitioning and when I didn't do any partitioning. When I ran the same array partition with a higher factor loop unrolling, I got a slightly higher throughput. This shows that the dimension of the array is a big factor in whether array partitioning would result in an optimization. For this case, it seems the array partition could be skipped.

Implementation	Resource	Performance
(1024 point DFT)	Utilization	
#pragma HLS unroll	BRAM: 8	DFT/sec: 26.810kHz
factor=2	DSP: 5	Latency: 5.264e7 ns
(first for loop)	LUT: 1832	Clock Cycle: 5263876
	FF:1584	
#pragma HLS unroll	N/A	N/A- This call caused the C Synthesis to
		take a very long time, so I stopped and
		moved on to the next optimization
ARRAY_PARTITION	BRAM: 8	DFT/sec: 26.811kHz
variable=	DSP: 5	Latency: 5.264e7 ns
cos_coefficients_table	LUT: 1850	Clock Cycle: 5263876
dim = 1 cyclic factor =	FF:1585	
2		
AND		
#pragma HLS unroll		
factor=2		
Same as above plus	BRAM: 8	DFT/sec: 27.474kHz
#pragma HLS pipeline	DSP: 5	Latency: 4.214e7 ns
II=1	LUT: 1838	Clock Cycle: 4241276
	FF:1519	

I was not very successful in getting a higher throughput with DFT 1024. I found that my optimizations were taking a long time when doing a C Synth. I do not know if this was expected behavior, but it seemed to me the code was hanging, so I stopped the synthesis.

Question 5:

Implementation (256 point DFT)	Resource Utilization	Performance
#pragma HLS	BRAM: 4	DFT/sec: 413.957
unroll factor=2	DSP: 5	Latency: 3.329e6 ns
(first for loop)	LUT: 1839	Clock Cycle: 332932
	FF:1564	-

My best architecture was for the 256 DFT, which provided a higher throughput with only loop unrolling (with factor of 2). I chose to only do loop unrolling because array partitioning wasn't providing better results than by the optimizing by the loop unroll. I was able to get lower values for BRAM, DSP, LUT and FF as opposed to when I use the array partition pragma. Also, a value of 2 provided less resource use than value of 4, with about similar throughput results.

Question 6: Describe the major changes that you made to your code to implement the streaming interface. What benefits does the streaming interface provide? What are the drawbacks?

To implement the streaming interface, I replaced all the DTYPE arrays with a HLS streaming data structure. I made changes to both the dft.h file and dft.cpp file. To make this easier to test, I implemented this on the 256 DFT. The code essentially reads in the data stream and stores a local copy. From there you do the DFT computations and store data in temp variables. Once the DFT computation is completed, you stream back the real and imaginary values from the computation.

A benefit of the streaming class is that there is no data management required. This means that you can treat the data as a FIFO. A drawback to this is that the data is not stored. Therefore, you have to keep a local copy of the data that was streamed in.