- Even small software systems need to to use tools to control builds.
- Many, many tools available
- Tools popular with developers often changing, and specific to platform/language.
- We'll look at a classic tool make which is still widely used e.g. Linux kernel
- If you want current alternative: cmake + ninja
- But you should know make

make allows youto

- document intra-module dependencies
- automatically track of changes

make works from a file called Makefile (or makefile)

A Makefile contains a sequence of rules like:

Beware: each command is preceded by a single tab character.

Take care using cut-and-paste with Makefiles

typedef ... Ob;

typedef ... Pl;

world.h

Dependencies

The make command is based on the notion of dependencies.

Each rule in a Makefile describes:

- dependencies between each target and its sources
- commands to build the target from its sources

Make decides that a target needs to be rebuilt if

• it is older than any of its sources (based on file modification times)

Example Multi-module C Program

main.c #include <stdio.h> #include "world.h" #include "graphics.h" int main(void) { ... drawPlayer(p); fade(...);

```
extern addObject(Ob);
extern remObject(Ob);
extern movePlayer(Pl);

world.c

#include <stdlib.h>
addObject(...)
{ ... }
```

remObject(...)

movePlayer(...)

{ ... }

```
graphics.h

extern drawObject(Ob);
extern drawPlayer(Pl);
extern spin(...);
```

graphics.c

```
#include <stdio.h>
#include "world.h"

drawObject(Ob o);
{ ... }

drawPlayer(Pl p)
{ ... }

fade(...)
{ ... }
```

Building with incremental compilation:

```
$ gcc -c -g -Wall world.c
$ gcc -c -g -Wall graphics.c
$ gcc -c -g -Wall main.c
$ gcc -Wall -o game main.o world.o graphics.o
```

For systems like Linux kernel with 50,000 files building is either

- inefficient (recompile everything after any change)
- error-prone (recompile just what's changed + dependents)
 - module relationships easy to overlook
 (e.g. graphics.c depends on a typedef in world.h)
 - you may not know when a module changes
 (e.g. you work on graphics.c, others work on world.c)

A Makefile for the earlier example program:

5

Example Makefile #1

How make Works

```
Easily parsed in Perl:

open my $makefile, '<', $file or die;
while (<$makefile>) {
  my ($target, $depends) = /(\S+)\s*:\s*(.*)/
    or next;
  $first_target = $target if !defined $first_target;
  $depends{$target} = $depends;
  while (<$makefile>) {
    last if !/^\t/;
    $build_cmd{$target} .= $_;
  }
}
```

```
The make command behaves as:

make(target, sources, command):

# Stage 1

FOR each S in sources DO

rebuild S if it needs rebuilding

END

# Stage 2

IF (no sources OR

any source is newer than target) THEN

run command to rebuild target

END
```

```
my ($target) = @_;
my $build_cmd = $build_cmd{$target};
die "*** No rule to make target $target\n" if
    !$build_cmd && !-e $target;
return if !$build_cmd;
my $target_build_needed = ! -e $target;
foreach $dep (split /\s+/, $depends{$target}) {
    build $dep;
    $target_build_needed ||= -M $target > -M $dep;
}
return if !$target_build_needed;
print $build_cmd;
system $build_cmd;
```

```
# string-valued variables/macros
CC = gcc
CFLAGS = -g
LDFLAGS = -lm
BINS = main.o graphics.o world.o

# implicit commands, determined by suffix
main.o : main.c graphics.h world.h
graphics.o : graphics.c world.h
world.o : world.c

# pseduo-targets
clean :
    rm -f game main.o graphics.o world.o
    # or ... rm -f game $(BINS)
```

9

10

Additional functionalities of Makefiles

Parsing Variables and comments in Perl

```
open MAKEFILE, $file or die;
while (<MAKEFILE>) {
    s/#.*//;
    s/\$\((\w+)\)/$variable{$1}||''/eg;
    if (/^\s*(\w+)\s*=\s*(.*)$/) {
        $variable{$1} = $2;
        next;
    }
    my ($target, $depends) = /(\S+)\s*:\s*(.*)/ or next;
    $first_target = $target if !defined $first_target;
    $depends{$target} = $depends;
    while (<MAKEFILE>) {
        s/\$\((\w+)\)/$variable{$1}||''/eg;
        last if !/^\t/;
        $build_cmd{$target} .= $_;
    }
}
```

```
If {\tt make} arguments are targets, build just those targets:
```

```
$ make world.o
$ make clean
```

If no args, build first target in the Makefile.

The -n option instructs make

- to tell what it would do to create targets
- but don't execute any of the commands

```
$makefile_name = "Makefile";
if (@ARGV >= 2 && $ARGV[0] eq "-f") {
    shift @ARGV;
    $makefile_name = shift @ARGV;
}
parse_makefile $makefile_name;
push @ARGV, $first_target if !@ARGV;
build $ foreach @ARGV;
```

13

Example Makefile #2

Sample Makefile for a simple compiler:

Automatic Variables

To simplify writing rules, make provides some special variables

- **\$0** full name of target
- \$* stem of the target
- \$^ full name of all dependencies
- \$? full names of newer dependencies
- \$< full name of first dependwncy</pre>

Examples:

15

Automatic Variables - Implementation in Perl

```
my %builtin;
$builtin{'@'} = $target;
($builtin{'*'} = $target) =~ s/\.[^\.]*$//;
$builtin{'^'} = $depends{$target};
($builtin{'<'} = $depends{$target}) =~ s/\s.*//;
$build_command =~ s/\$([@*^<])/$builtin{$1}||''/eg;</pre>
```