# CS 354 - Machine Organization & Programming Tuesday March 28 and Thursday March 30, 2023

Midterm Exam - Thurs April 6th, 7:30 - 9:30 pm

◆ UW ID and #2 required

closed book, no notes, no electronic devices (e.g., calculators, phones, watches)
 see "Midterm Exam 2" on course site Assignments for topics

Homework hw4: DUE on or before Monday, Mar 27

Homework hw5: will be DUE on or before Monday, Apr 10

**Project p4A:** DUE on or before Friday, Mar 31 **Project p4B:** DUE on or before Friday, Apr 7

#### **Last Week**

Direct Mapped Caches - Restrictive Fully Associative Caches - Unrestrictive Set Associative Caches - Sweet! Replacement Policies Writing to Caches Writing to Caches (cont)
Cache Performance
----Impact of Stride

Memory Mountain C, Assembly, & Machine Code

#### This Week

Impact of Stride -- L16-8 Memory Mountain - L16-9 C, Assembly, & Machine Code - L16-10

Low-level View of Data Registers Operand Specifiers & Practice L18-7 Instructions - MOV, PUSH, POP Operand/Instruction Caveats Instruction - LEAL

Instructions - Arithmetic and Shift Instructions - CMP and TEST, Condition Codes Instructions - SET & Jumps Encoding Targets & Converting Loops

**Next Week**: Stack Frames and Exam 2 B&O 3.7 Intro - 3.7.5, 3.8 Array Allocation and Access 3.9 Heterogeneous Data Structures

#### C Function

## int accum = 0;int t = x + y; accum += t; return t; }

### Assembly (AT&T)

```
ret
```

## Machine (hex)

C

- → What aspects of the machine does C hide from us?

## **Assembly (ASM)**

- → What ISA (Instruction Set Architecture) are we studying?
- → What does assembly remove from C source?
- → Why Learn Assembly?
  - 1.
  - 2.
  - 3.

## Machine Code (MC) is

- → How many bytes long is an IA-32 instructions?

#### **Low-Level View of Data**

#### C's View

- vars declared of specific type
- ◆ type can be complex, composites, array, struct, union

#### Machine's View

- mem is an array of bytes indexed by address
- where each element is a byte
- \* Memory contains bits that do not distinguish instruction from data or ptr

Distinguish difference through the instruction

- → How does a machine know what it's getting from memory?
  - 1. by how it is accessed
  - 2. by the instruction itself

#### **Assembly Data Formats**

	С	IA-32	Assembly Suffix	Size in bytes
	*char	byte	b	1
*	short	word (2 bytes)	W	2
* = memoriz	e *int	double word	1	4
	long int	double word	1	4
	*char*	double word	1	4
	float	single precision	S	4
	double	double prec	1	8
	long double	extended prec	t	10 (or sometimes 12

\* In IA-32 a word is a actually 2 bytes (in caching it is 4 bytes)

## IA-32 Registers

## What? Registers

- are fastest memory, directly accessed by ALU
- can store 1, 2, or 4 bytes of data, or 4 bytes for addresses

## **General Registers**

pre-named locations that store up to 32 bit values

bit 3	31	16 15 8 7 0
% <mark>eax</mark>	accumulator	%ax high %ah %al low
%ecx	count	%cx %ch %cl
%edx	data	%dx %dh %dl
%ebx	base	%bx %bh %bl
%esi	src index	%si
%edi	dest index	%di
%esp	stack pointer	%sp
%ebp	base pointer	%bp

ptr

## Other Registers

Program Counter %eip ext inst

stores addr of next instruction

## Condition Code Registers a.k.a. e-flags

1 bit register that stores status of most recently used ALU operant

## **Operand Specifiers**

## What? Operand specifiers are

- S source, specify loc of value to be used (read) by inst
- D destination, specify location where result is to be stored

## Why?

Enables inst. to specify constants (S only) registers mem. loc.

How? IA-32 has 3 kinds of operand specifiers

1.	) IMMEDIATE	specifies an ope	erand value that's a Co	CNATSNC	Φ1 Φ0ν1Λ
	specifier \$ <i>Imm</i>	operand value Imm	Imm is in C' int li	iteral form	\$1, \$0x1A \$071 (base 8)
2.	REGISTER	specifies an ope	erand value that's in a	register	
	specifier %E <sub>a</sub>	operand value R[%E <sub>a</sub> ]	R = r bitrary	egister,	%eax, %cl, %si
3.	) MEMORY		erand value that's		
	specifier Imm	operand value M[EffAddr]	effective address	addressii Absolute	ng mode name m = memory
( )	(%E <sub>a</sub> )	M[EffAddr]	R[%E <sub>a</sub> ]	Indirect	-
	<i><u>Imm</u></i> (%E <sub>b</sub> )	M[EffAddr]	<i>lmm</i> +R[%E <sub>b</sub> ]	Base +	offset
(,)	(%E <sub>b</sub> ,%E <sub>i</sub> )	M[EffAddr]	$R[\%E_b]+R[\%E_i]$	Indexed	d
	<i>Imm</i> (%E <sub>b</sub> ,%E <sub>i</sub> )	M[EffAddr]	$Imm+R[\%E_b]+R[\%E_i$	Indexed	d + offset
					SCALED INDEX
*	$Imm(\%E_b,\%E_i,s)$	)M[EffAddr]	$Imm+R[\%E_b]+R[\%E_i$	]*s	offset + base + index * scale
(,,)	$(\%E_b,\%E_i,s)$	M[EffAddr]	$R[\%E_b]+R[\%E_i]*s$		w/o offset
*** most	$Imm(,\%E_i,s)$	M[EffAddr]	<i>lmm</i> +R[%E <sub>i</sub> ]*s		no base register
important mem operand	<sub>j</sub> (,%E <sub>i</sub> ,s)	M[EffAddr]	R[%E <sub>i</sub> ]*s		no base register no offset

Imm is offset

 $E_{\text{b}}$  is base reg  $E_{\text{1}}$  index reg must be 32 bit

## **Operands Practice**

Given: MM

Memory Addr Value
0x100 0xFF
0x104 0xAA
0x108 0x11
0x10C 0x22
0x110 0x33

CPU

Register Value %eax 0x104 %ecx 0x1 %edx 0x4

→ What is the value being accessed? Also identify the type of operand, and for memory types name the addressing mode and determine the effective address.

	Operand	Value	Type:Mode	Effective Address
1.	(%eax)	0xAA	Indirect	0x104

- 2. 0xF8(,%ecx,8) ?
- 3. %edx 0x4 REGISTER
- **5**. -4 (%eax)

6. 
$$4 (\%eax, \%edx, 2)$$
 0x33 SCALED INDEX =  $0x104 + (4*2) + 4 = 0x110$ 

- 7. (%eax, %edx, 2)
- 8. 0x108
- 9. 259 (%ecx, %edx)

# Instructions - MOV, PUSH, POP

What? These are instructions to copy data from source (S) to destination (D)

## Why? enable info to move around in mem & registers

\*\*ONLY CONCERNED W/ pushing 32 BITS, pushl, popl

#### How?

instruction class MOV S, D movb, movw, movl	operation D <- S	description move(copy) S to D	S + D must be same size
MOVS S, D movsbw, movsbl, movswl	D <- S sign.extend	copy S to D	
MOVZ S, D movzbw, movzbl, movzwl	D <- S zero-extend	copy S to D	
pushl S	R[%esp] <- (R[%esp] - 4) M[R[%esp]] <- S	make room on "top" of st copy S to top of stack	ack
popl D	D <- M[R[%esp]] R[%esp] <- (R[%esp] + 4)	copy top of stack to D pop(shrink) stack	

#### **Practice with Data Formats**

→ What data format suffix should replace the given the registers used?

\* Focus on register type operands since they can be 1, 2, or 4 bytes

## **Operand/Instruction Caveats**

### Missing Combination? S, D

→ Identify each source and destination	operand type combinations.	Size
1. movl \$0xABCD, %ecx	Imm to Reg	4 bytes
2. movb \$11,(%ebp)	Imm to Mem	1 byte
3. movb %ah,%dl	Reg to Reg	1 byte
4. movl %eax, -12(%esp)	Reg to Mem	4 bytes
5. movb (%ebx, %ecx, 2), %al	Mem to Reg	1 byte

→ What combination is missing? Mem to Imm - can't write to immediate

Mem to Mem - can't be done in 1 instruction,

must instead to Mem to Reg then Reg to Mem

#### **Instruction Oops!**

- → What is wrong with each instruction below?
  - \*1. movl %bl, (%ebp) instruction and source are not same size
  - \*2. movl %ebx, \$0xA1FF can't write to immediate, not allowed
  - 3. movw %dx,%eax
  - \*4. movb \$0x11, (%ax) mem must be described with 32 bits
  - 5. movw (%eax), (%ebx, %esi)
  - \*6. movb %sh, %bl %sh is not a register (\*\* must memorize registers for exam!!!)


#### Instruction - LEAL

## Load Effective Address I (double-word)

#### LEAL vs. MOV

$$\longrightarrow$$
 int y = points[i].y;

points[ $\underline{1}$ ].y;



## **LEAL Simple Math**

No change to ebx

subl \$3, %ebx movl %ebx, %eax Changes ebx

→ Suppose register %eax holds x and %ecx holds y. What value in terms of x and y is stored in %ebx for each instruction below?

$$x + (y * 8) => x + 8y$$

$$x + (x * 4) + 12 => 5x + 12$$

$$y + 11$$

4. leal 9 (%eax, %ecx, 4), %ebx 
$$x + (y * 4) + 9 \Rightarrow x + 4y + 9$$

$$x + (y * 4) + 9 => x + 4y + 9$$

#### Instructions - Arithmetic and Shift

### **Unary Operations**

```
INC D D <-- D + 1 DEC D D <-- D - 1 NEG D D <-- -D 2's complement negation D = D * -1 NOT D D <-- \simD bit-wise complement (flip all bits, don't add 1)
```

#### **Binary Operations**

```
ADD S,D D <-- D + S D = D + S

SUB S,D D <-- D - S D = D - S sub a,b => b = b - a (memorize order for subtract!!!)

IMUL S,D D <-- D * S D = D * S

XOR S,D D <-- D * S exclusive-OR

OR S,D D <-- D | S bitwise-OR

AND S,D D <-- D & S bitwise-AND
```

## Given: M.M.

0x100	0xFF
0x104	0xAB
0x108	0x10
addr	value

```
%eax 0x100
%ecx 0x1
%edx 0x2
reg values
```

→ What is the destination and result for each? (do each independently)

```
1. incl 4 (%eax) incr(+1) the value at 0x104
```

2. addl 
$$ecx$$
,  $ecx$ ,  $m[0x100] = m[0x100] + 1 => 0x100$ 

## 

## **Shift Operations**

- ◆ move bits to left or right by k positions
   0 <= k < 32, k always in reg %cl</li>
- ◆ for fast power of 2 multiplication or division

#### logical shift

Copyright © 2016-2023 Jim Skrentny

CS 354 (S23): L18 - 10

## **Instructions - CMP and TEST, Condition Codes**

What? CMP (subtract) TEST

- compare values arithmetically or logical AND
- ◆ set condition codes, does not change operands

## Why?

to enable relational and logical operations

#### How?



CMP S2,S1

CC <-- S1 - S2

TEST S2,S1

CC <-- S1 & S2

➤ What is done by test1 %eax, %eax

## **Condition Codes (CC)**

ZF: zero flag is 1, if result was 0

CF: carry flag is 1, if result cased unsigned overflow (needs 1 more bit)

SF: sign flag is 1, if result is negative

OF: overflow flag is 1, if result caused signed overflow

#### **Instructions - SET**

#### What?

set a <u>byte register</u> to 1 if a condition is true, 0 if false specific condition is determined from CCs

#### How?

```
sete DsetzD <-- ZF</td>== equalsetne DsetnzD <-- ~ZF</td>!= not equalsets DD <-- SF</td>< 0 signed (negative)</td>setns DD <-- ~SF</td>>= 0 not signed (nonnegative)
```

## **Unsigned** Comparisons: t = a - b if $a - b < 0 \Rightarrow CF = 1$ if $a - b > 0 \Rightarrow ZF = 0$

```
        below
        setb D
        setnae
        D <-- CF</th>
        < below</th>

        setbe D
        setna
        D <-- CF | ZF</td>
        <= below or equal</td>

        above
        seta D
        setnbe
        D <-- CF & ZF</td>
        > above

        setae D
        setnb
        D <-- CF</td>
        >= above or equal
```

### **Signed** (2's Complement) Comparisons

**S1** 

S2

```
setl D setnge D <-- SF ^ OF < less (note l ISN'T size suffix)

setle D setng D <-- (SF ^ OF) | ZF <= less or equal

setg D setnle D <-- ~ (SF ^ OF) & ~ZF > greater

setge D setnl D <-- ~ (SF ^ OF) >= greater or equal

→ Demorgan's Law: ~(a & b) => ~a | ~b ~(a | b) => ~a & ~b note ~ bitwise not, ! logical not
```

## **Example:** a < b (assume int a is in %eax, int b is in %ebx)

```
1. cmpl %ebx, %eax
S1-S2 %eax-%ebx a-b

2. setl %cl
3. movzbl %cl, %ecx
00000 0001
00000 0001
```

## **Instructions - Jumps**

What? transfer program execution to another location

<u>target</u>: desired location (that you jump to)

Why? enable selection and repetition

How? Unconditional Jump just jump!

indirect jump: target is an address in memory

```
jmp *Operand %eip <- operand value
jmp *%eax reg value's target
jmp *(%eax) reg value is address in memory of target</pre>
```

<u>direct jump</u>: target address is in instruction

```
jmp Label %eip <- Label's address
jmp .L1</pre>
```

.L1: mov

#### **How? Conditional Jumps**

- jump if condition is met (based on condition codes of previous instruction)
- can only be direct jump

```
both: je Label jne Label js Label jns Label unsigned: jb Label jbe Label ja Label jae Label signed: jl Label jle Label jg Label jge Label
```

endings have same meanings as set

## **Encoding Targets**

What? technique to specify target for direct jump

Absolute Encoding target is a 32-bit address 0x\_\_\_\_\_

#### **Problems?**

- code is not compact, requires 32 bits for address
- code cannot be moved without changing target

## Solution? Relative Encoding


target is specified as distance from jump instruction

IA-32: distance specified in 1, 2, 4 bytes in 2's complement

distance is calculated from NEXT instruction (since next instruction is fetched before determining current instruction is a jump)

→ What is the distance (in hex) encoded in the jne instruction?

→ If the jb instruction is 2 bytes in size and is at 0x08011357 and the target is at 0x8011340 then what is the distance (hex) encoded in the jb instruction?



Copyright © 2016-2023 Jim Skrentny

## **Converting Loops**

→ Identify which C loop statement (for, while, do-while) corresponds to each goto code fragment below.

```
_{-} t = loop condition
\loop1:
                                            .if (!t) goto done:
      -loop body
     -t = 1oop condition
                                       loop2:
     —if (t) goto loop1:
                                             loop body
                                             t = 1oop condition
    do-while
                                             if (t) goto loop2
    do {
                                      .done:
                                           while () {
    } while();
                                           }
    __loop init
     -t = 1oop condition
     - if (!t) goto done:
 loop3:
       loop body
                               for loop
       loop update
       t = loop condition
      if (t) goto loop3
done:
```

Most compilers (gcc included) base loop assembly code on do-while form