

CS 354 - Machine Organization & Programming

Tuesday March 28 and Thursday March 30, 2023

Midterm Exam - Thurs April 6th, 7:30 - 9:30 pm

- ♦ **UW ID and #2 required**
- ♦ **closed book, no notes, no electronic devices (e.g., calculators, phones, watches)**
see “Midterm Exam 2” on course site Assignments for topics

Homework hw4: DUE on or before Monday, Mar 27

Homework hw5: **will be** DUE on or before Monday, Apr 10

Project p4A: DUE on or before Friday, Mar 31

Project p4B: DUE on or before Friday, Apr 7

Last Week

Direct Mapped Caches - Restrictive Fully Associative Caches - Unrestrictive Set Associative Caches - Sweet! Replacement Policies Writing to Caches	Writing to Caches (cont) Cache Performance ----- Impact of Stride Memory Mountain C, Assembly, & Machine Code
----------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------

This Week

Impact of Stride -- L16-8 Memory Mountain - L16-9 C, Assembly, & Machine Code - L16-10 Low-level View of Data Registers Operand Specifiers & Practice L18-7	Instructions - MOV, PUSH, POP Operand/Instruction Caveats Instruction - LEAL Instructions - Arithmetic and Shift Instructions - CMP and TEST, Condition Codes Instructions - SET & Jumps Encoding Targets & Converting Loops
Next Week: Stack Frames and Exam 2 B&O 3.7 Intro - 3.7.5, 3.8 Array Allocation and Access 3.9 Heterogeneous Data Structures	

C Function

```
int accum = 0;
int sum(int x, int y)
{
    int t = x + y;
    accum += t;
    return t;
}
```

Assembly (AT&T)

```
sum:
    pushl %ebp
    movl %esp, %ebp
    movl 12(%ebp), %eax
    addl 8(%ebp), %eax
    addl %eax, accum
    popl %ebp
    ret
```

Machine (hex)

```
55
89 e5
8b 45 0c
03 45 08
01 05 ?? ?? ?? ??
5d
c3
```

C

- ◆
- ◆
- ◆

→ What aspects of the machine does C hide from us?

Assembly (ASM)

- ◆
- ◆

→ What ISA (Instruction Set Architecture) are we studying?

→ What does assembly remove from C source?

→ Why Learn Assembly?

- 1.
- 2.
- 3.

Machine Code (MC) is

- ◆
- ◆

→ How many bytes long is an IA-32 instructions?

Low-Level View of Data

C's View

- ♦ vars declared of specific type
- ♦ type can be complex, composites, array, struct, union

Machine's View

- mem is an array of bytes indexed by address
- where each element is a byte

✱ *Memory contains bits that do not* distinguish instruction from data or ptr

Distinguish difference through the instruction

→ How does a machine know what it's getting from memory?

1. by how it is accessed
2. by the instruction itself

Assembly Data Formats

C	IA-32	Assembly Suffix	Size in bytes
*char	byte	b	1
short	word (2 bytes)	w	2
*int	double word	l	4
long int	double word	l	4
char	double word	l	4
float	single precision	s	4
double	double prec	l	8
long double	extended prec	t	10 (or sometimes 12)

✱ *In IA-32 a word* is a actually 2 bytes (in caching it is 4 bytes)

What? Registers

- are fastest memory, directly accessed by ALU
- can store 1, 2, or 4 bytes of data, or 4 bytes for addresses

General Registers

pre-named locations that store up to 32 bit values

bit 31		16 15		8 7		0
%eax	accumulator	%ax	high	%ah	%al	low
%ecx	count	%cx		%ch	%cl	
%edx	data	%dx		%dh	%dl	
%ebx	base	%bx		%bh	%bl	
%esi	src index	%si				
%edi	dest index	%di				
%esp	stack pointer	%sp				
%ebp	base pointer	%bp				

Other Registers

Program Counter %eip ext inst ptr

stores addr of next instruction

Condition Code Registers a.k.a. e-flags

1 bit register that stores status of most recently used ALU operand

Operand Specifiers

What? Operand specifiers are

- ♦ S source, specify loc of value to be used (read) by inst
- ♦ D destination, specify location where result is to be stored

Why?

Enables inst. to specify constants (S only)
registers
mem. loc.

How? IA-32 has 3 kinds of operand specifiers

1.) **IMMEDIATE** specifies an operand value that's a **CONSTANT**

specifier	operand value	
$\$Imm$	Imm	Imm is in C' int literal format

\$1, \$0x1A
\$071 (base 8)

2.) **REGISTER** specifies an operand value that's in a register

specifier	operand value	
$\%E_a$	$R[\%E_a]$	R = register, %eax, %ecx, %si

arbitrary

3.) **MEMORY** specifies an operand value that's

specifier	operand value	effective address	addressing mode name
Imm	$M[EffAddr]$	Imm	Absolute m = memory

()	$(\%E_a)$	$M[EffAddr]$	$R[\%E_a]$	Indirect -
-----	-----------	--------------	------------	------------

	$Imm(\%E_b)$	$M[EffAddr]$	$Imm+R[\%E_b]$	Base + offset
--	--------------	--------------	----------------	---------------

(,)	$(\%E_b, \%E_i)$	$M[EffAddr]$	$R[\%E_b]+R[\%E_i]$	Indexed
-------	------------------	--------------	---------------------	---------

	$Imm(\%E_b, \%E_i)$	$M[EffAddr]$	$Imm+R[\%E_b]+R[\%E_i]$	Indexed + offset
--	---------------------	--------------	-------------------------	------------------

SCALED INDEX

*	$Imm(\%E_b, \%E_i, s)$	$M[EffAddr]$	$Imm+R[\%E_b]+R[\%E_i]*s$	offset + base + index * scale
---	------------------------	--------------	---------------------------	-------------------------------

(, ,)	$(\%E_b, \%E_i, s)$	$M[EffAddr]$	$R[\%E_b]+R[\%E_i]*s$	w/o offset
---------	---------------------	--------------	-----------------------	------------

*** most important mem operand	$Imm(, \%E_i, s)$	$M[EffAddr]$	$Imm+R[\%E_i]*s$	no base register
--------------------------------	-------------------	--------------	------------------	------------------

	$(, \%E_i, s)$	$M[EffAddr]$	$R[\%E_i]*s$	no base register no offset
--	----------------	--------------	--------------	----------------------------

Imm is offset

E_b is base reg E_i index reg must be 32 bit

Operands Practice

Given:

MM

Memory Addr	Value
0x100	0xFF
0x104	0xAA
0x108	0x11
0x10C	0x22
0x110	0x33

CPU

Register	Value
%eax	0x104
%ecx	0x1
%edx	0x4

→ What is the value being accessed? Also identify the type of operand, and for memory types name the addressing mode and determine the effective address.

Operand	Value	Type:Mode	Effective Address
1. (%eax)	0xAA	Indirect	0x104
2. 0xF8(,%ecx,8)	?		
3. %edx	0x4	REGISTER	
4. \$0x108	0x108	Immediate	----
5. -4(%eax)			
6. 4(%eax,%edx,2)	0x33	SCALED INDEX	$\begin{aligned} & \%eax + \%edx * 2 + 4 \\ & = 0x104 + (4*2) + 4 = 0x110 \end{aligned}$
7. (%eax,%edx,2)			
8. 0x108			
9. 259(%ecx,%edx)			

Instructions - MOV, PUSH, POP STACK

What? These are instructions to copy data from source (S) to destination (D)

Why? enable info to move around in mem & registers

****ONLY CONCERNED W/ pushing 32 BITS, pushl, popl**

How?

<u>instruction class</u>	<u>operation</u>	<u>description</u>	
MOV S, D movb, movw, movl	D <- S	move(copy) S to D	S + D must be same size
MOVS S, D movsbw, movsbl, movswl	D <- S sign.extend	copy S to D	
MOVZ S, D movzbw, movzbl, movzwl	D <- S zero-extend	copy S to D	
pushl S	R[%esp] <- (R[%esp] - 4) M[R[%esp]] <- S	make room on "top" of stack copy S to top of stack	
popl D	D <- M[R[%esp]] R[%esp] <- (R[%esp] + 4)	copy top of stack to D pop(shrink) stack	

Practice with Data Formats

→ What data format suffix should replace the _ given the registers used?

- * 1. mov_ %eax, %esp
- * 2. push_ \$0xFF ← assumed to be 32 bits
- 3. mov_ (%eax), %dx
- * 4. mov_ (%esp, %edx, 4), %dh ← 8 bit reg, look at chart for other registers (dx = 16, eax = 32)
- 5. mov_ 0x800AFFE7, %bl
- * 6. mov_ %dx, (%eax)
- 7. pop_ %edi

* **Focus on register type operands** since they can be 1, 2, or 4 bytes

Operand/Instruction Caveats

Missing Combination? S, D

→ Identify each source and destination operand type combinations.

		<u>Size</u>
1. <code>movl \$0xABCD, %ecx</code>	Imm to Reg	4 bytes
2. <code>movb \$11, (%ebp)</code>	Imm to Mem	1 byte
3. <code>movb %ah, %dl</code>	Reg to Reg	1 byte
4. <code>movl %eax, -12(%esp)</code>	Reg to Mem	4 bytes
5. <code>movb (%ebx, %ecx, 2), %al</code>	Mem to Reg	1 byte

→ What combination is missing? Mem to Imm - can't write to immediate
Mem to Mem - can't be done in 1 instruction,
must instead to Mem to Reg then Reg to Mem

Instruction Oops!

→ What is wrong with each instruction below?

*1. `movl %b1, (%ebp)` instruction and source are not same size

*2. `movl %ebx, $0xA1FF` can't write to immediate, not allowed

3. `movw %dx, %eax`

*4. `movb $0x11, (%ax)` mem must be described with 32 bits

5. `movw (%eax), (%ebx, %esi)`

*6. `movb %sh, %b1` %sh is not a register (** must memorize registers for exam!!!)

Instruction - LEAL

Load Effective Address l (double-word)

`leal S, D` $D \leftarrow \&S$

LEAL vs. MOV


```

0 struct Point {
4   int x;
   int y;
} points[3];
    
```

4 4) 8 bytes

→ `int y = points[i].y;`

`points[1].y;`



`int *py = &points[i].y;`

`leal 4(%ebx,%ecx,8), %eax`
 $\&points[i].y = \%ebx + (\%ecx * 8) + 4$ → D

LEAL Simple Math

`leal -3(%ebx), %eax`

No change to ebx

`subl $3, %ebx`
`movl %ebx, %eax`

Changes ebx

→ Suppose register $\begin{pmatrix} x \end{pmatrix}$ %eax holds x and $\begin{pmatrix} y \end{pmatrix}$ %ecx holds y.
 What value in terms of x and y is stored in %ebx for each instruction below?

1. `leal (%eax,%ecx,8), %ebx`

$x + (y * 8) \Rightarrow x + 8y$

2. `leal 12(%eax,%eax,4), %ebx`

$x + (x * 4) + 12 \Rightarrow 5x + 12$

3. `leal 11(%ecx), %ebx`

$y + 11$

4. `leal 9(%eax,%ecx,4), %ebx`

$x + (y * 4) + 9 \Rightarrow x + 4y + 9$

Instructions - Arithmetic and Shift

Unary Operations

INC D	D <-- D + 1
DEC D	D <-- D - 1
NEG D	D <-- -D
NOT D	D <-- ~D

2's complement negation $D = D * -1$
bit-wise complement (flip all bits, don't add 1)

Binary Operations

ADD S, D	D <-- D + S	$D = D + S$
SUB S, D	D <-- D - S	$D = D - S$
IMUL S, D	D <-- D * S	$D = D * S$
XOR S, D	D <-- D ^ S	exclusive-OR
OR S, D	D <-- D S	bitwise-OR
AND S, D	D <-- D & S	bitwise-AND

sub a,b => b = b - a (memorize order for subtract!!!)

Given: M.M.

0x100	0xFF
0x104	0xAB
0x108	0x10
addr	value

CPU

%eax	0x100
%ecx	0x1
%edx	0x2
reg	values

→ What is the destination and result for each? (do each independently)

1. incl 4(%eax) incr(+1) the value at 0x104
2. addl %ecx, (%eax) $m[0x100] = m[0x100] + 1 \Rightarrow 0x100$
3. addl \$32, (%eax, %edx, 4)
4. subl %edx, 0x104

SAR → 1 0 0 0 1 1 1 1 0 0 0
 └─ 1 0 0 0 1 1 1 1

Shift Operations

- ♦ move bits to left or right by k positions
 $0 \leq k < 32$, k always in reg %cl
- ♦ for fast power of 2 multiplication or division

logical shift

SHL k, D	D <-- D << K
SHR k, D	D <-- D >> K

0 1 1 0 = 6
0 0 1 1 = 3 /2

arithmetic shift

SAL k, D	D <-- D << K
SAR k, D	D <-- D >> K

sar, 1, %d 1 1 1 1 = -1
 └─ 1 1 1 1

-2 = 1 1 1 0
 0 0 0 1
-2 = 1 1 1 1

Instructions - CMP and TEST, Condition Codes

What?

CMP (subtract) TEST

- ♦ compare values arithmetically or logical AND
- ♦ set condition codes, does not change operands

Why?

to enable relational and logical operations

`sub S, D` \approx `D <- D - S`

How?



`CMP S2, S1`

`CC <-- S1 - S2`

`TEST S2, S1`

`CC <-- S1 & S2`

➤ What is done by `testl %eax, %eax`

Condition Codes (CC)

ZF: zero flag is 1, if result was 0

CF: carry flag is 1, if result caused unsigned overflow (needs 1 more bit)

SF: sign flag is 1, if result is negative

OF: overflow flag is 1, if result caused signed overflow

Instructions - SET

What?

set a byte register to 1 if a condition is true, 0 if false
specific condition is determined from CCs

How?

sete D	setz	D <-- ZF	== <u>e</u> qual
setne D	setnz	D <-- ~ZF	!= <u>n</u> ot <u>e</u> qual
sets D		D <-- SF	< 0 <u>s</u> igned (negative)
setns D		D <-- ~SF	>= 0 <u>n</u> ot <u>s</u> igned (nonnegative)

Unsigned Comparisons: $t = a - b$ if $a - b < 0 \Rightarrow CF = 1$ if $a - b > 0 \Rightarrow ZF = 0$

below

setb D	setnae	D <-- CF	< <u>b</u> elow
setbe D	setna	D <-- CF ZF	<= <u>b</u> elow or <u>e</u> qual

above

seta D	setnbe	D <-- ~CF & ~ZF	> <u>a</u> bove
setae D	setnb	D <-- ~CF	>= <u>a</u> bove or <u>e</u> qual

Signed (2's Complement) Comparisons

setl D	setnge	D <-- SF ^ OF	< <u>l</u> ess (note l ISN'T size suffix)
setle D	setng	D <-- (SF ^ OF) ZF	<= <u>l</u> ess or <u>e</u> qual
setg D	setnle	D <-- ~(SF ^ OF) & ~ZF	> <u>g</u> reater
setge D	setnl	D <-- ~(SF ^ OF)	>= <u>g</u> reater or <u>e</u> qual

→ Demorgan's Law: $\sim(a \& b) \Rightarrow \sim a | \sim b$ $\sim(a | b) \Rightarrow \sim a \& \sim b$ note ~ bitwise not, ! logical not

Example: $a < b$ (assume int a is in %eax, int b is in %ebx)

→ 1. $\text{cmpl } \overset{S2}{\%ebx}, \overset{S1}{\%eax}$ $S1 - S2$ $\%eax - \%ebx$ $a - b$

2. setl %cl

3. movzbl %cl, %ecx

0000 0001
0000 ← 0000 0001
?

Instructions - Jumps

What? transfer program execution to another location

target: desired location (that you jump to)

Why? enable selection and repetition

How? Unconditional Jump just jump!

indirect jump: target is an address in memory

<code>jmp *Operand</code>	%eip <- operand value
<code>jmp *%eax</code>	reg value's target
<code>jmp *(%eax)</code>	reg value is address in memory of target

direct jump: target address is in instruction

<code>jmp Label</code>	%eip <- Label's address
<code>jmp .L1</code>	<u>.L1:</u> mov

How? Conditional Jumps

♦ jump if condition is met (based on condition codes of previous instruction)

♦ can only be direct jump

both:	<code>jne Label</code>	<code>jne Label</code>	<code>js Label</code>	<code>jns Label</code>
unsigned:	<code>jb Label</code>	<code>jbe Label</code>	<code>ja Label</code>	<code>jae Label</code>
signed:	<code>jl Label</code>	<code>jle Label</code>	<code>jg Label</code>	<code>jge Label</code>

endings have same meanings as set

Encoding Targets

What? technique to specify target for direct jump

Absolute Encoding target is a 32-bit address 0x_ _ _ _ _

Problems?

- ♦ code is not compact, requires 32 bits for address
- ♦ code cannot be moved without changing target


Solution? Relative Encoding

target is specified as distance from jump instruction

IA-32: distance specified in 1, 2, 4 bytes in 2's complement

distance is calculated from NEXT instruction (since next instruction is fetched before determining current instruction is a jump)

→ What is the distance (in hex) encoded in the `jne` instruction?

Assembly Code	Address	Machine Code	
 <code>cmpl %eax, %ecx</code>			
<code>jne .L1</code>	0x_B8	75 ?? <u>04</u>	0xBE - 0xBA = 0x04
<code>movl \$11, %eax</code>	0x_BA		
<code>movl \$22, %edx</code>	0x_BC		
<code>.L1:</code>	0x_BE		

→ If the `jb` instruction is 2 bytes in size and is at 0x08011357 and the target is at 0x8011340 then what is the distance (hex) encoded in the `jb` instruction?

~~$$\begin{array}{r} 340 \\ - 357 \\ \hline \end{array}$$~~

~~$$\begin{array}{r} 340 \\ - 359 \\ \hline \end{array}$$~~

~~$$\begin{array}{r} 340 \\ - 340 \\ \hline \end{array}$$~~


~~$$\begin{array}{r} 010011 \\ 101100 \\ \hline +1 \\ \hline 00001101 \quad (-19) \end{array}$$~~

~~$$\begin{array}{r} 0001\ 1001 \\ 1111\ 1110\ 0110 \\ 111110\ 0111 \\ \hline 0xE \end{array}$$~~

this example is wrong somehow?!?!?

Converting Loops


→ Identify which C loop statement (for, while, do-while) corresponds to each goto code fragment below.



```
loop1:
— loop_body
— t = loop_condition
— if (t) goto loop1:

do-while
do {


} while( );
```



```
— t = loop_condition
—if (!t) goto done:
loop2:
— loop_body
— t = loop_condition
—if (t) goto loop2
.done:

while ( ) {

}
```



```
— loop_init
— t = loop_condition
—if (!t) goto done:
loop3:
— loop_body
— loop_update
— t = loop_condition
—if (t) goto loop3
done:

for loop
```

Most compilers (gcc included) [base loop assembly code on do-while form](#)