

1- La 1ª tecnología EEC más de más que es reprogramable
En cambio PAL no es reprogramable

2- a - V b - V c - F d - V
e - V f - V g - F h - F

3- ~~entity~~ entity sumator-completo is
Port (A, B, Cin : in Bit
Suma, Cout : out Bit)
end sumator-completo

a- arquitectura Resultado of sumator-completo is

begin
Suma <= A xor B xor Cin ;
Cout <= (A and B) or (A and Cin) or (B and Cin) ;
end Resultado;

b- arquitectura Resultado of sumator-completo is

signal x : std_logic_vector (2 downto 0);

begin

x <= (A & B & Cin) ;

process (x)

begin

when "000" =>	Suma <= '0' ;	Cout <= '0' ;
when "001" =>	Suma <= '1' ;	Cout <= '0' ;
when "010" =>	Suma <= '1' ;	Cout <= '0' ;
when "011" =>	Suma <= '0' ;	Cout <= '1' ;
when "100" =>	Suma <= '1' ;	Cout <= '0' ;
when "101" =>	Suma <= '0' ;	Cout <= '1' ;
when "110" =>	Suma <= '0' ;	Cout <= '1' ;
when "111" =>	Suma <= '1' ;	Cout <= '1' ;

end case;

end process;
end Resultado;

4-bit parallel adder

SOL

2^{da} fase: Entrosar y solidar

6. Es un lenguaje pragmático y no de relevancia

Handwritten diagram illustrating a 2-bit adder circuit:

- Input: 8 (with a handwritten note "2erbit Zahl").
- Logic: The input is split into two 4-bit paths, each passing through a "Comp" (Comparator) block.
- Output: The outputs of the comparators are combined using an OR gate, resulting in the final output "0".

$$C_{-} f_{\max} = 1/\tau_{\text{conf}} + \tau_{\text{or}}$$

2. Se moltiplicano i due polinomi, ma poi c'è un problema a comparare