

# UNISONIC TECHNOLOGIES CO., LTD

U74HC595A cmos ic

## 8-BIT SERIAL-IN SHIFT REGISTER WITH LATCHED 3-STATE PARALLEL OUTPUTS, PROVIDING SERIAL OUTPUT

#### DESCRIPTION


The UTC **74HC595A** contains an 8-bit register with asynchronous reset input and an 8-bit latch with output. The Serial Data Input (SER) will shift into the internal shift register during every LOW-to-HIGH transition on the Shift Clock. The latch will latch the 8-bit data from the shift register during the LOW-to-HIGH transition on the Latch Clock. The shift register also provides a serial output.

#### ■ FEATURES


- \* Operation Voltage Range: 2~6V
- \* High Noise Immunity
- \* Output Compatibility with CMOS and TTL
- \* Specified from -40 ~ +125°C



Orderin	g Number	Dookogo	Dooking
Lead Free	Halogen Free	Package	Packing
U74HC595AL-D16-T	U74HC595AG-D16-T	DIP-16	Tube
U74HC595AL-S16-R	U74HC595AG-S16-R	SOP-16	Tape Reel
U74HC595AL-S16N-R	U74HC595AG-S16N-R	SOP-16N	Tape Reel
U74HC595AL-R16-R	U74HC595AG-R16-R	SSOP-16	Tape Reel
U74HC595AL-P16-R	U74HC595AG-P16-R	TSSOP-16	Tape Reel



#### MARKING



DIP-16 SOP-16

SOP-16N


SOP-16N

SOP-16N

TSSOP-16

<u>www.unisonic.com.tw</u> 1 of 8

#### ■ PIN CONFIGURATION



#### ■ FUNCTION TABLE

FUNCTION			INPUTS			OUTPUTS	
FUNCTION	SRCLK	RCLK	ΘE	SRCLR	SER	QH'	Qn
A Low-Level on SRCLR only affects the shift registers.	X	Х	L	L	Х	L	NC
Empty shift register loaded into storage register.	Х	<b>↑</b>	L	L	Х	L	L
Shift register clear. Parallel outputs in high-impedance OFF-state	Х	Х	Н	L	Х	L	Z
Logic high level shifted into the first shift register. Contents of all shift register stages shifted through, e.g. previous state of stage G(internal QG') appears on the serial output(QH').	1	Х	L	Н	Н	QG'	NC
Contents of shift register stages (internal Qn') are transferred to the storage register and parallel output stages.	Х	1	L	Н	X	NC	Qn'
Contents of shift register shifted through. Previous contents of the shift register is transferred to the storage register and the parallel output stages.	1	<b>↑</b>	L	Н	X	QG'	Qn'

Note:H : HIGH voltage level.
L : LOW voltage level.


X : Don't care.

Z: High impedance OFF-state.


NC: No change.

↑ : Low-to-High transition.↓ : High-to-Low transition.

#### ■ LOGIC DIAGRAM



#### TIMING DIAGRAM



#### ■ ABSOLUTE MAXIMUM RATING (unless otherwise specified)(Note 2)

PARAMETER		SYMBOL	RATINGS	UNIT
Supply Voltage		V <sub>CC</sub>	-0.5~7.0	V
Input Clamp Current (V <sub>IN</sub> <0)		I <sub>IK</sub>	±20	mA
Output Clamp Current (V <sub>OUT</sub> <0)		I <sub>OK</sub>	±20	mA
Output Current		I <sub>OUT</sub>	±35	mA
V <sub>CC</sub> or GND Current		I <sub>CC</sub>	±75	mA
	DIP-16		750	mW
	SOP-16		500	mW
Power Dissipation	SOP-16N	$P_{D}$	550	mW
	SSOP-16 TSSOP-16		450	mW
Storage Temperature		T <sub>STG</sub>	-65 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

#### ■ RECOMMENDED OPERATING COMDITIONS

PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage		V <sub>CC</sub>	2		6	V
Input Voltage		$V_{IN}$	0		Vcc	V
Output Voltage		V <sub>OUT</sub>	0		Vcc	V
Operating Temperature		T <sub>A</sub>	-40		125	°C
	V <sub>CC</sub> =2V				1000	ns
Input Transition Rise or Fall Rate	V <sub>CC</sub> =4.5V	Δt/Δν			500	ns
	V <sub>CC</sub> =6V				400	ns

<sup>2.</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### ■ ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V <sub>CC</sub> =2V	1.5			V
HIGH-level input voltage	$V_{IH}$	V <sub>CC</sub> =3V	2.1			V
nign-level input voltage	VIH	V <sub>CC</sub> =4.5V	3.15			V
		V <sub>CC</sub> =6V	4.2			V
		V <sub>CC</sub> =2V			0.5	V
LOW-lever output voltage	V <sub>IL</sub>	V <sub>CC</sub> =3V			0.9	V
LOVV-level output voltage	VIL	V <sub>CC</sub> =4.5V			1.35	V
		V <sub>CC</sub> =6V			1.8	V
		V <sub>CC</sub> =2V, I <sub>OH</sub> =-20μA	1.9	2.0		V
		V <sub>CC</sub> =4.5V, I <sub>OH</sub> =-20μA	4.4	4.5		V
High-Level Output Voltage, Q <sub>A</sub> -Q <sub>H</sub>	\ \ <u>\</u>	V <sub>CC</sub> =6V, I <sub>OH</sub> =-20μA	5.9	6.0		V
High-Level Output Voltage, QA-QH	V <sub>OH</sub>	V <sub>CC</sub> =3V, I <sub>OH</sub> =-2.4mA	2.48			V
		V <sub>CC</sub> =4.5V, I <sub>OH</sub> =-6mA	3.98			V
		V <sub>CC</sub> =6V, I <sub>OH</sub> =-7.8mA	5.48			V
	V <sub>OL</sub>	$V_{CC}$ =2V, $I_{OL}$ =20 $\mu$ A		0.002	0.1	V
		V <sub>CC</sub> =4.5V, I <sub>OL</sub> =20μA		0.001	0.1	V
Low-Level Output Voltage, Q <sub>A</sub> -Q <sub>H</sub>		$V_{CC}$ =6V, $I_{OL}$ =20 $\mu$ A		0.001	0.1	V
Low-Level Output Voltage, QA-QH		V <sub>CC</sub> =3V, I <sub>OL</sub> =2.4mA			0.26	V
		V <sub>CC</sub> =4.5V, I <sub>OL</sub> =6mA			0.26	V
		V <sub>CC</sub> =6V, I <sub>OL</sub> =7.8mA			0.26	V
		V <sub>CC</sub> =2V, I <sub>OH</sub> =-20μA	1.9	2.0		V
		V <sub>CC</sub> =4.5V, I <sub>OH</sub> =-20μA	4.4	4.5		V
High Loyal Output Valtage O		V <sub>CC</sub> =6V, I <sub>OH</sub> =-20μA	5.9	6.0		V
High-Level Output Voltage, Q <sub>H</sub>	V <sub>OH</sub>	$V_{CC}$ =3V, $I_{OH}$ =-2.4mA	2.48			V
		V <sub>CC</sub> =4.5V, I <sub>OH</sub> =-4mA	3.98			V
		V <sub>CC</sub> =6V, I <sub>OH</sub> =-5.2mA	5.48			V
		$V_{CC}$ =2V, $I_{OL}$ =20 $\mu$ A		0.002	0.1	V
		V <sub>CC</sub> =4.5V, I <sub>OL</sub> =20μA		0.001	0.1	V
Low Lovel Output Voltage	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V <sub>CC</sub> =6V, I <sub>OL</sub> =20μA		0.001	0.1	V
Low-Level Output Voltage, Q <sub>H</sub>	$V_{OL}$	$V_{CC}$ =3V, $I_{OL}$ =2.4mA			0.26	V
		V <sub>CC</sub> =4.5V, I <sub>OL</sub> =4mA			0.26	V
		V <sub>CC</sub> =6V, I <sub>OL</sub> =5.2mA			0.26	V
Input Leakage Current	I <sub>I(LEAK)</sub>	V <sub>CC</sub> =6V, V <sub>IN</sub> =V <sub>CC</sub> or GND			±0.1	μΑ
Output OFF -state current	l <sub>oz</sub>	V <sub>CC</sub> =6V, V <sub>OUT</sub> =V <sub>CC</sub> or GND			±0.5	μΑ
Quiescent Supply Current	I <sub>CC</sub>	$V_{CC}$ =6V, $V_{IN}$ = $V_{CC}$ or GND, $I_{OUT}$ =0			4	μΑ
Input Capacitance	C <sub>IN</sub>	V <sub>CC</sub> =6V, V <sub>IN</sub> =V <sub>CC</sub> or GND			10	pF

#### ■ DYNAMIC CHARACTERISTICS

PARAMETER	SYMBOL	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
			V <sub>CC</sub> =2V	6	26		MHz	
Maximum clock pulse frequency	$f_{max}$	C <sub>L</sub> =50pF	V <sub>CC</sub> =4.5V	30	38		MHz	
			V <sub>CC</sub> =6V	35	42		MHz	
Propagation delay from input			V <sub>CC</sub> =2V		50	140	ns	
(SRCLK) to output (Q <sub>H</sub> )		C <sub>L</sub> =50pF	V <sub>CC</sub> =4.5V		17	28	ns	
(SNOEN) to output (QH)			V <sub>CC</sub> =6V		14	24	ns	
			V <sub>CC</sub> =2V		50	140	ns	
	$t_{PD}$	C <sub>L</sub> =50pF	V <sub>CC</sub> =4.5V		17	28	ns	
Propagation delay from input			V <sub>CC</sub> =6V		14	24	ns	
(RCLK) to output (Q <sub>A</sub> -Q <sub>H</sub> )			V <sub>CC</sub> =2V		60	200	ns	
		C <sub>L</sub> =150pF	V <sub>CC</sub> =4.5V		22	40	ns	
			V <sub>CC</sub> =6V		19	34	ns	
Propagation delay from input			V <sub>CC</sub> =2V		51	145	ns	
(SRCLR) to output (Q <sub>H</sub> )	$t_PHL$	C <sub>L</sub> =50pF	V <sub>CC</sub> =4.5V		18	29	ns	
(ONOLIV) to output (QH)			V <sub>CC</sub> =6V		15	25	ns	
		C <sub>L</sub> =50pF	V <sub>CC</sub> =2V		40	135	ns	
			V <sub>CC</sub> =4.5V		15	27	ns	
Propagation delay from input ( OE )	t <sub>en</sub>		V <sub>CC</sub> =6V		13	23	ns	
to output (Q <sub>A</sub> -Q <sub>H</sub> )	<b>L</b> en	en		V <sub>CC</sub> =2V		70	200	ns
		C <sub>L</sub> =150pF	V <sub>CC</sub> =4.5V		23	40	ns	
			V <sub>CC</sub> =6V		19	34	ns	
Propagation delay from input ( OE )			V <sub>CC</sub> =2V		42	150	ns	
to output (Q <sub>A</sub> -Q <sub>H</sub> )	$t_{dis}$	C <sub>L</sub> =50pF	V <sub>CC</sub> =4.5V		23	30	ns	
to output (QA-QH)			V <sub>CC</sub> =6V		20	26	ns	
			V <sub>CC</sub> =2V		28	60	ns	
		C <sub>L</sub> =50pF	V <sub>CC</sub> =4.5V		8	12	ns	
Propagation delay to output (Q <sub>A</sub> -Q <sub>H</sub> )	t <sub>t</sub>		V <sub>CC</sub> =6V		6	10	ns	
Tropagation delay to output (QA QH)			V <sub>CC</sub> =2V		45	210	ns	
		C <sub>L</sub> =150pF	V <sub>CC</sub> =4.5V		17	42	ns	
			V <sub>CC</sub> =6V		13	36	ns	
			V <sub>CC</sub> =2V		28	75	ns	
Propagation delay to output (Q <sub>H</sub> )		C <sub>L</sub> =50pF	V <sub>CC</sub> =4.5V		8	15	ns	
			V <sub>CC</sub> =6V		6	13	ns	


#### ■ TIMING REQUIREMENTS (T<sub>A</sub>=25°C,unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Dulas duration CDCLK or DCLK		V <sub>CC</sub> =2V	80			ns
Pulse duration, SRCLK or RCLK		V <sub>CC</sub> =4.5V	16			ns
high or low		V <sub>CC</sub> =6V	14			ns
	$t_W$	V <sub>CC</sub> =2V	80			ns
Pulse duration, SRCLR Low		V <sub>CC</sub> =4.5V	16			ns
		V <sub>CC</sub> =6V	14			ns
		V <sub>CC</sub> =2V	100			ns
Setup Time, SER before SRCLK↑		V <sub>CC</sub> =4.5V	20			ns
		V <sub>CC</sub> =6V	17			ns
		V <sub>CC</sub> =2V	75			ns
Setup Time, SRCLK↑ before RCLK↑		V <sub>CC</sub> =4.5V	15			ns
	4	V <sub>CC</sub> =6V	13			ns
0.1 T T 0.0 0.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	t <sub>SU</sub>	V <sub>CC</sub> =2V	50			ns
Setup Time, SRCLR low before		V <sub>CC</sub> =4.5V	10			ns
RCLK↑		V <sub>CC</sub> =6V	9			ns
0.1 . The ODOLD His Control		V <sub>CC</sub> =2V	50			ns
Setup Time, SRCLR high (inactive)	- ' '	V <sub>CC</sub> =4.5V	10			ns
before SRCLK↑		V <sub>CC</sub> =6V	9			ns
		V <sub>CC</sub> =2V	3			ns
Hold Time, SER after SRCLK↑	$t_H$	V <sub>CC</sub> =4.5V	3			ns
		V <sub>CC</sub> =6V	3			ns

#### ■ OPERATING CHARACTERISTIC


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Dissipation Capacitance	$C_PD$	No load		400		pF


#### ■ TEST CIRCUIT AND WAVEFORMS





TEST	K1	K2
t <sub>PLH</sub> /t <sub>PHL</sub>	Open	Open
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open	Close
t <sub>PLZ</sub> /t <sub>PZL</sub>	Close	Open

Note:  $C_L$  includes probe and jig capacitance.  $C_L \text{=} 50 \text{pF},\, R_L \text{=} 1 \text{K}\Omega$ 









UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.