




تصميم الدارات الإلكترونية بالحاسوب



Computer Design of Electronic Circuits











محتويات المقرر

- 1. مدخل إلى أهمية تطوير أدوات التصميم باستخدام الحاسب (Introduction to The Need of Developing CAD Tools) 2. تصنيف عام الأنواع أدوات التصميم (General Classification of CAD Tools Used in Electronic Systems Design)
- 3. مدخل إلى اللغات المستخدمة في التصميم (.. Introduction to Design Languages VHDL, Verilog, Verilog System,)
 - مدخل إلى مراحل بناء النظم الرقمية (Introduction to Digital Systems Synthesis)
 - مرحلة البناء منخفض المستوى (Low Level Synthesis)
 - 6. تصميم الدارات المتكاملة للنظم عالية التكامل (Layout Design for VLSI Systems)
 - 7. تطبیقات تصمیمیة (Design Applications)

.5

8. اتجاهات التطور الحديثة (Trends and New Directions)





من أهم أدوات تصميم ومحاكاة دارات CMOS باستخدام الحاسب




A Layout and Simulation tool for deep sub-micron CMOS design


دارة نصف الجامع (Half Adder)










Sum-CMOS design










دارة نصف الجامع (Half Adder)










Carry-CMOS design





بوابة العاكس (Inverter)










































































كلما التزمنا بقواعد التصميم الصحيح نستهلك سيلكون أقل







CMOS 90nm, 6 Metal Copper - strained SiGe - LowK (1.20V, 2.50V)


The Microwind main screen shown in Figure 2.19 includes two windows: one for the main menu and the layout display, and the other for the icon menu and the layer palette. The main layout window features a grid, scaled in lambda (λ) units. The size of the grid constantly adapts to the layout. In Figure 2.19, the grid is 5 lambda. The lambda unit is fixed to half of the minimum available lithography of the technology, i.e $L_{min}/2$. For example, the default technology is a CMOS six-metal layers 0.12 μ m technology, consequently lambda is 0.06 μ m.

$$\lambda = \frac{L_{\min}}{2}$$

(Equation 2.2)


$$F = V/\lambda$$





Bird's eye view of the n-channel and p-channel MOS device layout (allMosDevices.MSK)

الأبعاد المثالية للترانزستور nmos



Creating the n-channel MOS transistor and adding contacts (AllMosDevices.MSK)

الأسئلة والمناقشة



