
PLAZA, ELMO L.

1. VHDL CODE FOR FULL ADDER DATA FLOW

```
CODE:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity fal is
    Port ( a, b, ci : in STD_LOGIC;
        s, co : out STD_LOGIC);
end fal;
architecture Behavioral of fal is
begin
    s <= a xor b xor ci;
    co <= (a and b) or (b and ci) or (ci and a);
end Behavioral;</pre>
```

OUTPUT:



VHDL CODE FOR FULL ADDER BEHAVIORAL:

```
CODE:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity fall is
    Port (a, b, ci : in STD LOGIC;
           s, co : out STD LOGIC);
end fall;
architecture Behavioral of fall is
begin
    process(a, b, ci)
    begin
        s <= a xor b xor ci;
        co <= (a and b) or (b and ci) or (ci and a);
    end process;
end Behavioral:
```

OUTPUT:

