SYNCHRONOUS BINARY UP COUNTER

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity SYNCHRONOUS BINARY UP COUNTER is
Port (
  clk
      : in STD_LOGIC; -- 50MHz clock (PIN_23)
  reset_n:in STD_LOGIC; -- Active-low reset (PIN_25)
 leds : out STD_LOGIC_VECTOR(2 downto 0) -- LEDs (PIN_87,86,85)
);
end SYNCHRONOUS_BINARY_UP_COUNTER;
architecture Behavioral of SYNCHRONOUS BINARY UP COUNTER is
  signal counter : STD_LOGIC_VECTOR(2 downto 0) := "000";
  signal slow clk : STD LOGIC := '0';
  signal clk divider: integer range 0 to 12500000 := 0; -- 2Hz @ 50MHz
begin
  -- Clock divider (for visible counting)
  process(clk)
  begin
    if rising edge(clk) then
      if clk divider = 12500000 then
        slow clk <= not slow clk;
        clk divider <= 0;
      else
        clk divider <= clk divider + 1;
      end if;
    end if;
  end process;
  -- Synchronous counter process
  process(reset_n, slow_clk)
  begin
    if reset n = '0' then -- Active-low reset
      counter <= "000";
    elsif rising_edge(slow_clk) then
      counter <= counter + 1; -- All bits update simultaneously
    end if;
  end process;
  -- LED outputs (active-high configuration)
  leds <= counter;</pre>
end Behavioral;
```

```
Visual Comparison:
Asynchronous (Ripple) Counter:
 Clock: _|-|_|-|_|-|_|-|_
         ___|--|--|--|_ (LSB)
 QA:
 QB:
          _____| (MSB)
 QC:
Note the staggered transitions
Synchronous Counter:
 Clock: _|-|_|-|_|-|_|-|_
         ___|--|__|--|__|--|_ (LSB)
___|--|--|--|--|--| (Middle)
___|--|--|--|--|--| (MSB)
 QA:
 QB:
                                                                                                   \checkmark
All bits change at clock edges
```

