

22. VHDL CODE FOR T FLIP-FLOP (STRUCTURAL):

```

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

```

```

entity tff1 is

```

```

    Port (

```

```

        t, clk, pr, clr : in  STD_LOGIC;

```

```

        q, qn          : inout STD_LOGIC

```

```

    );

```

```

end tff1;

```

```

architecture struct of tff1 is

```

```

    -- Component Declarations

```

```

    component clkdiv is

```

```

        port(clk : in std_logic; clk_d : out std_logic);

```

```

    end component;

```

```

    component nand1 is

```

```

        port(a, b, c : in std_logic; d : out std_logic);

```

```

    end component;

```

```

    component nand12 is

```

```


        port(x, y : in std_logic; z : out std_logic);

```

```

    end component;

```



component nand13 is

port(e : in std_logic; f : out std_logic);

end component;

-- Internal Signals

signal s1, s2, s3, s4, s5, s6, s7, s8 : std_logic;

begin

-- Clock divider

u10 : clkdiv port map(clk, s7);

-- NAND gate-based T flip-flop logic

u1 : nand1 port map(t, qn, s7, s1);

u2 : nand1 port map(t, s7, q, s2);

u3 : nand1 port map(pr, s1, s4, s3);

u4 : nand1 port map(s2, clr, s3, s4);

u5 : nand12 port map(s3, s8, s5);

u6 : nand12 port map(s8, s4, s6);

u7 : nand12 port map(s5, qn, q);

u8 : nand12 port map(s6, q, qn);

u9 : nand13 port map(s7, s8);

end struct;

