PLAZA, ELMO L. BSCPE 3A

VHDL CODE FOR D FLIP FLOP:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D flipflop is
  Port (
    d :in STD_LOGIC;
    clk: in STD LOGIC;
    res_n:in STD_LOGIC; -- active-low reset
    q : out STD_LOGIC
 );
end D_flipflop
architecture Behavioral of D flipflop
                                            is
begin
  process(clk)
  begin
    if rising_edge(clk) then
      if res n = "then
        q <= 'a';
      else
        q \le d
                                            s;
      end if;
    end if;
  end process;
end Behavioral;
```

Clear	D	Clock	Qn+1	Qn+1
1	0	. 0	0	1
0	1	ς	1	0

