

PLAZA, ELMO L.


7. VHDL CODE FOR 3:8 DECODER:

CODE:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Decoder is
Port ( a : in STD_LOGIC_VECTOR (2 downto 0);
      b : out STD_LOGIC_VECTOR (3 downto 0));
end Decoder;
architecture Behavioral of Decoder is
begin

process(a)
begin
    if (a = (not "000")) then
        b <= (not "0001");
    elsif (a = (not "001")) then
        b <= (not "0010");
    elsif (a = (not "010")) then
        b <= (not "0100");
    elsif (a = (not "011")) then
        b <= (not "0110");
    else
        b <= "ZZZZ";
    end if;
end process;
end Behavioral;
```

OUTPUT:



1 --read_settings_files=off --write_settings_files=off decoder -c decoder
2 has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value.