
BCD UP COUNTER:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity BCD UP COUNTER is
Port (
  clk : in STD_LOGIC; -- Clock (PIN_23)
  reset n:in STD LOGIC; -- Active-low reset (PIN 25)
  bcd out: out STD LOGIC VECTOR(3 downto 0) -- QD,QC,QB,QA (MSB to LSB)
);
end BCD_UP_COUNTER;
architecture Behavioral of BCD_UP_COUNTER is
  signal counter: STD_LOGIC_VECTOR(3 downto 0) := "0000";
  signal slow_clk: STD_LOGIC := '0';
  signal clk_divider: integer range 0 to 12500000:= 0; -- 2Hz @ 50MHz
begin
  -- Clock divider for visible counting
  process(clk)
  begin
    if rising edge(clk) then
      if clk divider = 12500000 then
        slow_clk <= not slow_clk;
        clk_divider <= 0;
        clk divider <= clk divider + 1;
      end if;
    end if;
  end process;
  -- BCD Counter Logic
  process(reset_n, slow_clk)
  begin
    if reset_n = '0' then
      counter <= "0000"; -- Async reset
    elsif rising_edge(slow_clk) then
      if counter = "1001" then -- 9 in decimal
        counter <= "0000"; -- Reset to 0
      else
        counter <= counter + 1; -- Increment
      end if;
    end if;
  end process;
```

-- Active-low LED output (0=LED ON, 1=LED OFF) bcd_out <= not counter; -- Invert all bits

end Behavioral;



Clock	QD	QC	QB	QA
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	0	0	0	0