```
PLAZA, ELMO L.
22. VHDL CODE FOR MULTIPLEXER (4:1)(STRUCTURAL):
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux is
  Port (
   i0, i1, i2, i3: in STD_LOGIC; -- Inputs
    s0, s1
            : in STD_LOGIC; -- Select lines
            : out STD_LOGIC -- Output
 );
end mux;
architecture Struct of mux is
  -- Component declarations
  component and1
    Port (I, m, u:in STD_LOGIC;
          : out STD_LOGIC);
  end component;
  component or1
    Port (o, p, x, y:in STD_LOGIC;
             : out STD_LOGIC);
       q
  end component;
  component not1
    Port (r : in STD_LOGIC;
```

s: out STD\_LOGIC);

BSCpE 3-A

```
end component;
  -- Internal signals
  signal s2, s3, s4, s5, s6, s7 : STD_LOGIC;
begin
  -- Instantiate NOT gates
  u5: not1 port map(s0, s2);
  u6: not1 port map(s1, s3);
  -- Instantiate AND gates
  u1: and1 port map(i0, s2, s3, s4);
  u2: and1 port map(i1, s2, s1, s5);
  u3: and1 port map(i2, s0, s3, s6);
  u4: and1 port map(i3, s0, s1, s7);
  -- Instantiate OR gate
```

u7: or1 port map(s4, s5, s6, s7, y);

end Struct;

```
🗋 🔚 🗲 🖺 🜓 🤊 🤻 stopwatch
                                                        ▼ | 2′ ♦′ ♦′ ♦ | 100 ► ▶ ▶ ½ ♦ | 100 ± ३ | 100 |
                                  * Q # @ x
Project Navigator À Hierarchy
                                                OPIN Planner X
              Entity:Instance
                                                    i 😂 📅 i 🏥 🏥 i 🖪 🗗 🚹 i 🐧 🖫 i 💆 i 🏭 🧮
△ Cyclone IV E: EP4CE6E22C8
                                                      library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
stopwatch in
                                                   pentity mux is

Port (
    i0, i1, i2, i3 : in STD_LOGIC; -- Inputs
    s0, s1 : in STD_LOGIC; -- Select lines
    v : out STD_LOGIC -- Output
                                               10
11
12
13
14
                                                      end mux;
                                                    Farchitecture Struct of mux is
                                                           -- Component uccian --
component and1
Port (l, m, u : in STD_LOGIC;
n : out STD_LOGIC);
                                                             - Component declarations
                                  ▼ ■ 1 0 ×
Tasks
             Compilation
                         Task
                                               18
19
20
21
22
23
24
25
26
         Assembler (Generate programm
                                                            component or1
         ► ► Timing Analysis
                                                                Port (o, p, x, y : in STD_LOGIC;
q : out STD_LOGIC);
                                                           end component;
         ▶ ► EDA Netlist Writer
        Edit Settings
                                                           component not1
Port (r : in STD_LOGIC;
         靲 Program Device (Open Programme
```

