



Definition

A language processor is a tool that translates formal inputs, which conform to a language, to target representations intended.



Widely Referred Types

Compiler

Simply stated, a compiler is a program that can read a program in one language – the source language – and translate it into an equivalent program in another language – the target language.

Aho, A.V, Ullman J.D, Sethi R., Lam M.S; Dragon Book

A compiler is simply a computer program that translates other computer programs to prepare them for execution.

Cooper, K.D., Torczon, L.; Engineering A Compiler

Interpreter


An interpreter is another common kind of language processor. Instead of producing a target program as a translation, an interpreter appears to directly execute the operations specified in the source program on inputs supplied by the user.

Aho, A.V, Ullman J.D, Sethi R., Lam M.S; Dragon Book


An Interpreter takes as input an executable specification and produces as output the result of executing the specification.

Cooper, K.D., Torczon, L.; Engineering A Compiler





The Need





Yet Another One?

New languages, new language processors...

Do we really need to invent a new one?

Reasons

- Evolutionary
- Technical
- Practical
- Commercial

• ...

400+ imperative languages noted so far.

https://en.wikipedia.org/wiki/Timeline_of_programming_languages Latest retrieval Feb 2nd, 2024



Yet Another One?

New languages, new language processors...

Do we really need to invent a new one?


Reasons

... and even political-economic

"Much of the past Soviet systems software effort has been in programming languages. This is reflected in the large proportion of the open publications devoted to this area, and is consistent with the given hardware constraints, the relatively formal academic orientation of Soviet software research personnel, and the historical pattern followed in the West. Something like 50 different higher level languages can be identified from the literature. Many are experimental and have had virtually no impact beyond their development groups."


Goodman, S. E. (1979). Software in the Soviet Union: Progress and Problems. Advances in Computers Volume 18, 231–287. doi:10.1016/s0065-2458(08)60585-9






What's in the Box?

Compiler as an example ... Details according to the need and taste.







IC: Intermediate Code


IR: Intermediate Representation






What's in the Box?









What's in the Box?

Symbol Table

Character Stream Lexical Analyzer Token Stream Syntax Analyzer Syntax Tree Semantic Analyzer Syntax Tree Intermediate Code Generator Intermediate Representation Machine Independent Code Optimizer Intermediate Representation Code Generator Target Machine Code Machine Dependent Code Optimizer Target Machine Code

Diagrams are from

"Cooper, K.D., Torczon, L.; Engineering A Compiler"

"Aho, A.V, Ullman J.D, Sethi R., Lam M.S; Dragon Book"




- Programmers see the computer through the window provided by the designers at the level of its functional architecture.
- This window is provided by you, the designer. (1)

The term architecture is used here to describe the attributes of a system as seen by the programmer, i.e., the conceptual structure and functional behavior, as distinct from the organization of the data flow and controls, the logical design, and the physical implementation. (2)

- 1. From Prof. Dr. Bozşahin's CENG444 course lecture.
- 2. Amdahl, Gene & Blaauw, Gerrit & Brooks, Jr, Frederick. (2000). Architecture of the IBM System/360. IBM Journal of Research and Development. 44. 21-36. 10.1147/rd.82.0087.





```
int f(int p)
{
    if (p>1)
       return p*f(p-1);
    return 1;
}
```

Identical semantics mapped different Instruction Set Architectures (ISA)

Translation requires sound knowledge on the target ISA

```
dword ptr [rsp+8],ecx
                                      push
                                                  rbp
                                                                                                     0x1000030a0 <+4>:
                                                  rsp, 0E8h
                                                  rbp,[rsp+28h]
     F79EF52332 48 8D 0D F0 0C 01 00 lea
                                                  rcx,[__F791F10E_Lecture01@cpp (07FF79EF63029h)
0007FF79EF52339 E8 AA F0 FF FF
                                                  CheckForDebuggerJustMyCode (07FF79EF513E8h)
                                                                                                                                  w8, le
 if (p>1)
                                                  dword ptr [p],1
                                                  f+43h (07FF79EF52363h)
                                                  eax, dword ptr [p]
                                                  ecx,eax
                                                  f (07FF79EF512C8h)
                                                  ecx, dword ptr [p]
                                                                                                     0x1000030d4 <+56>: 1dr
                                                  ecx,eax
10007FF79EF52361 EB 05
                                                  f+48h (07FF79EF52368h)
  return 1;
0007FF79EF52363 B8 01 00 00 00
                                                  eax,1
                                                  rsp,[rbp+0C8h]
                                                                                                     0x1000030f8 <+92>: add
                                                  rbp
                                                                                                     0x1000030fc <+96>: ret
  907FF79EF52371 C3
```

```
x29, x30, [sp, #0x10]
x29, sp, #0x10
w0, [sp, #0x8]
w8, [sp, #0x8]
w8, w8, #0x1
w8, #0x0, 0x1000030e4
                           ; <+72> at main.cpp
                           ; <+36> at main.cpp:13:14
w8, [sp, #8x8]
w8, [sp, #0x8]
we, ws, #ex1
                           ; <+0> at main.cpp:11
w8, [sp, #8x4]
w8, w8, w0
w8, [x29, #-0x4]
                           ; <+84> at main.cpp:16:1
w8, [x29, #-0x4]
                           ; <+84> at main.cpp:16:1
w0, [x29, #-0x4]
x29, x30, [sp, #0x10]
sp, sp, #0x20
```





int f(int p)

if (p>1)

return 1;

return p*f(p-1);

Architecture


Identical semantics mapped different Instruction Set Architectures (ISA)

ISA can also be defined at software level that may be interpreted or translated further targeting another lower level ISA.

```
; Prologue f S@n(i@ni@n)
16 ssr 29[90 0x0000005a]
                                             ; Debug expression prologue p>1)
17 pmw base pointer offset -3
18 psh int8 1 0x01
19 cvt i t -1 regs
  ssr 3[1 0x00000001]
  ssr 29[109 0x0000006d]
                                            ; Debug expression prologue p*f(p-1);
  pmw base pointer offset -3
  psh signature entry point 1
  pmw base pointer offset -4
28 pmw base pointer offset -3
  psh int8 1 0x01
  cvt i t -1 regs
32 clf 1
  ssr 5[1 0x00000001]
37 ssr 29[138 0x0000008a]
                                             ; Debug expression prologue 1;
38 psh int8 1 0x01
39 cvt i t -1 regs
  ssr 5[1 0x00000001]
41 ssr 2[1 0x00000001]
                                             ; Epilogue f S@n(i@ni@n)
```

A sample stack machine





```
int f(int p)
{
    if (p>1)
       return p*f(p-1);
    return 1;
}
```

```
dword ptr [rsp+8],ecx
                                                rdi
      EF52326 48 81 EC E8 00
                                                rsp, 0E8h
                                                rcx, [__F791F1DE_Lecture01@cpp (07FF79EF63029h)
                                                 CheckForDebuggerJustMyCode (07FF79EF513E8h)
                                                dword ptr [p],1
                                                f+43h (07FF79EF52363h)
                                                eax, dword ptr [p]
                                                ecx, eax
                                                f (07FF79EF512CBh)
                                                ecx, dword ptr [p]
                                                eax.ecx
                                                f+48h (07FF79EF52368h)
                                                eax,1
                                                rsp,[rbp+0C8h]
07FF79EF52370 SD
```

x64 - Windows ABI

https://

learn.microsoft.com/en-us/cpp/build/x64-calling-convention?view=msvc-170

Architecture

Identical semantics mapped different Instruction Set Architectures (ISA)


Application Binary Interface (ABI) as OS dependent architectural manifestation.


```
00005555555551cd:
                             %rbp
                     push
00005555555551ce:
                             %rsp,%rbp
                     mov
00005555555551d1:
                     sub
                             $0x10,%rsp
00005555555551d5:
                             %edi, -0x4(%rbp)
                     mov
14
                      if (p>1)
                             $0x1,-0x4(%rbp)
00005555555551d8:
                     cmpl
                     ile
                             0x5555555551f1 < Z1fi+40>
00005555555551dc:
                         return p*f(p-1);
15
00005555555551de:
                             -0x4(%rbp),%eax
                             $0x1,%eax
00005555555551e1:
                     sub
00005555555551e4:
                             %eax,%edi
                     mov
                     call
                             0x5555555551c9 < Z1fi>
00005555555551e6:
                             -0x4(%rbp), %eax
00005555555551eb:
                     imu1
                             0x55555555551f6 < Z1fi+45>
00005555555551ef:
                     imp
                      return 1;
                             $0x1.%eax
00005555555551f1:
                     mov
00005555555551f6:
                     leave
00005555555551f7:
                     ret
```

x64 - Linux ABI

https://www.ired.team/miscellaneous-reversing-forensics/windows-kernel-internals/linux-x64-calling-convention-stack-frame







RDNA ISA

- ~106 32-bit scalar registers
- 256 vector registers
 - · 32x32-bit or 64x32-bit depending on wave mode
- Register files are arrays
 - · Successive registers can be combined to 64-bit and larger values
 - · Some alignment requirements apply
 - · Indirect indexing is possible
- Large set of scalar and vector ALU instructions
- · Scalar branch instructions
- Full set of vector memory instructions
 - · Full scatter/gather capabilities
 - Image format conversion and texture sampling
 - Raytracing acceleration
- · Scalar loads for constant data

v_omp_nle_f32	vcc, 0, v12
v_cednask_b32	v19, -v28, v28, s[8:1]
v_add_f32	v20, [v16], [v15]
v_osp_ls_f32	s[8:1], 8, v15
v_cndnask_b52	v13, v13, v18, vcc
v_mu1_f32	V24, V10, V10
v_cednask_b32	v14, v14, v19, vcc
V_500_F32	V17, 1.8, V28
v_ondnask_b32	v18, -v21, v21, s[8:1]

s11, s11, 1
s20, 0×100 .L008_0
s11, 11


```
s_load_b128 s[20:25], s[24:25], 0x30
v_mxl_f32 v7, s8, v1
v_mxl_f32 v8, s1, v8
...
s_waitcet lqkmcnt(0)
image_sample_lz v[9:18], v[7:8], s[4:11], s[20:23]
dmask:px3 din:50_859C_170.20
```





Application specific architectures have deep impact

End-of-Moore Systems: Rethinking Full-Stack Approaches





Quick View 1 / 4

Lexical Analysis

- Reserved words, tokens
- Regular expressions
- NFA, DFA structures
- Optimized structures, strategies
- Generators and recognizers
- Experiment




Diagram from "Cooper, K.D., Torczon, L.; Engineering A Compiler"



Quick View 2 / 4

Syntactical Analysis

- **Context Free Grammars, BNF**
- **Derivations, sentential forms**
- Parse trees, AST
- **Parsing strategies**
- **Parsing algorithms**
- **Experiment**




Diagram from "Aho, A.V, Ullman J.D, Sethi R., Lam M.S; Dragon Book"



Quick View 3 / 4

Semantic Analysis

- **Meaning and typical patterns**
- Type systems
- Attributes, SDD
- Representing "the meaning"
- **Experiment**




Diagram from CENG 444 course notes, Prof. Dr. Cem Bozşahin



Quick View 4 / 4

Towards Back End Processing

- **Target architectures**
- ABIs, calling conventions
- Intermediate code
- **Optimizations**
- **Register allocation**
- Compiler runtime
- Finally, writing target!
- **Experiment**

Synthesis

Code Generation

Back End

Arsp, Arbp \$0x10, %rsp %edi, -0x4(%rbp) \$0x1, -0x4(%rbp) 0x55555555551f1 < 21fi+40> jle -0x4(%rbp),%eax sub S0x1, %eax teax, tedi BOV call 0x5555555551c9 < Z1fi> imul -0x4(%rbp),%eax 0x55555555551f6 < 21fi+45> mov S0x1, %eax

leave

ret

... and a few words on

- Data flow analysis
- Static single assignment forms
- Instruction scheduling