UDP_IP_Core:1 MATCH_CMD FLEX_CONTROL VCC CmdToMatch(7:0) CmdMatched r_data(7:0) checksum_baseval(15:0) XST_VCC DataToMatch(7:0) r_usrdata(7:0) I_addr(5:0) clk_125MHz I_data(7:0) DataValid r_eof locked locked rx_sof r_sof r_usrvld I_wren MATCH_RST_CODE FLEX_CONTROL_port_map input_bus(7:0) rx_eof IPv4_PACKET_RECEIVER input_bus(7:0) usr_data_length(15:0) usr_data_length(15:0) clk_125Mhz <u>usr</u>_data_output_bus(7:0) usr_data_output_bus(7:0) rx_eof <u>val</u>id_out_usr_data valid_out_usr_data rx_sof IPv4_PACKET_RECEIVER_port_map IPV4_PACKET_TRANSMITTER transmit_data_output_bus(7:0) <u>transmit_data_output_bus(7:0)</u> flex_checksum_baseval(15:0) flex_wraddr(5:0) end_of_frame_O end_of_frame_O flex_wrdata(7:0) cansmit_data_input_bus(7<u>:0)</u> transmit_data_input_bus(7:0) transmit_data_length(15:0) transmit_data_length(15:0) source_ready _source_ready clk_125MHz start_of_frame_O start_of_frame_O flex_wren transmit_start_enable usr_data_trans_phase_on <u>usr_</u>data_trans_phase_on transmit_start_enable IPV4_PACKET_TRANSMITTER_port_map