SSE-RV: Secure Speculative Execution via RISC-V Open Hardware Design

Majid Sabbagh, Yunsi Fei, David Kaeli

Department of Electrical and Computer Engineering Northeastern University, Boston, MA, USA

Fifth Workshop on Computer Architecture Research with RISC-V (CARRV 2021)



A sample uarch: Intel Skylake

Closed/propriety hardware design




Figure by Stephan van Schaik, the VU

ast Forwar

Microcode

Register

SRBDS Deep

Transient-Execution attacks: why do they matter?



Intel Guidance:	Intel	Intel.	INTEL-SA-00115 Intel Guidance:	Intel.	INTEL-SA-00161
Bounds Check	Branch Target	Rogue Data	Rogue System		L1 Terminal
Bypass	Injection	Cache Load	Register Read		Fault (L1TF)
(Spectre v1)	(Spectre v2)	(Meltdown)	(v3a):RDMSR		CVE-2018-3615
CVE-2017-5753	CVE-2017-5715	CVE-2017-5754	,		CVE-2018-3620
INTEL-SA-00088	INTEL-SA-00088	INTEL-SA-00088	CVE-2018-3640		CVE-2018-3646

	•	
	Link	
Intel	g Security Advisory / g Newsroom / g Whitepaper	-
ARM	g Security Update	_
AMD	☑ Security Information	_
RISC-V	g Blog	
NVIDIA	☑ Security Bulletin / ☑ Product Security	
Microsoft	g Security Guidance / g Information regarding anti-virus software / g Azure Blog / g Windows (Client) / g Windows (Server)	
Amazon	☑ Security Bulletin	
Google	☑ Project Zero Blog / ☑ Need to know	10
Android	☑ Security Bulletin	S. VE
Apple	☑ Apple Support	TE
Lenovo		
ВМ	☑ Blog	
Dell	☑ Knowledge Base / ☑ Knowledge Base (Server)	el 1D
Hewlett Packard Enterprise	☑ Vulnerability Alert	<u>s</u> 0
HP Inc.		
Huawei	☑ Security Notice	
Synology		
Cisco	☑ Security Advisory	
F5		
Mozilla	☑ Security Blog	
Red Hat	☑ Vulnerability Response / ☑ Performance Impacts	
Debian	☑ Security Tracker	
Ubuntu	☑ Knowledge Base	
SUSE	☑ Vulnerability Response	
Fedora		
Qubes	☑ Announcement	
Fortinet	♂ Advisory	
NetApp	☑ Advisory	
LLVM	☑ Spectre (Variant #2) Patch / ☑ Reviewbuiltin_load_no_speculate / ☑ Review llvm.nospeculateload	
CERT		
MITRE	☑ CVE-2017-5715 / ☑ CVE-2017-5753 / ☑ CVE-2017-5754	
VMWare	☑ Security Advisory / ☑ Blog	_
Citrix	g Security Bulletin / g Security Bulletin (XenServer)	
Xen	☑ Security Advisory (XSA-254) / ☑ FAQ	_

meltdownattack.com

Load Value

CVE-2020-0551

iection Deep

CVE-2020-0551

noop-assiste

Deep Dive

Sampling

Highlights


- □Implemented a novel taint tracking architecture
 - Based on SonicBOOM
 - **SSE-RV protects against Spectre attacks**, outperforming the state-of-the-art
- Developed an FPGA prototype for the proposed SSE-RV
- □ Evaluated the security guarantees delivered by our protection scheme, as well as area/power/performance overheads


Outline


- ■SonicBOOM microarchitecture and its speculative execution vulnerabilities
- ■Spectre attacks and state of the art defenses
- ■SSE-RV architecture and mechanism
- ■Experimental results and analysis
- ☐ Future work

SonicBOOM microarchitecture

- □3rd-gen Berkeley Out-of-order Machine (SonicBOOM)[1]
 - Out-of-order and speculative features allow for transient execution
 - Comparable features to commercial processors









Spectre attacks

Transient execution attacks, including Spectre attacks, can be described in six major phases:




	Preface	Trigger			
	Treface	Instruction	Vulnerability	Attack agent	
Spectre-v1	mis-train conditional branch direction prediction	conditional branch	out-of-bound offset	mis-speculated path	
Spectre-v2	mis-train BTB for branch target prediction	call or jump	mis-speculated target	malicious function	
Spectre-v5	craft a malicious gadget after a call site	return	RAS miss-match with software stack	gadget	



State of the art defenses


- Speculative Taint Tracking (STT)
 - A hardware-level taint tracking scheme
 - Taints data that is accessed during a speculative window and delays any subsequent load with tainted operands until they become untainted
 - Untainting of registers happens once the instruction that invoked it becomes non-speculative
- ■Context-Sensitive Fencing (CSF)
 - ❖A micro-code level defense against Spectre attacks
 - *Dynamically alters the decoding of the instruction stream, injecting fences only when dynamic conditions indicate they are needed

SSE-RV architectural overview



Point of No Return (PNR)

■Speculation condition is determined by *fast* PNR[2]:





All forms of speculation is covered by PNR!


SSE-RV implementation - Initialization

Squashable (≈speculative) access (load) instruction's destination register

- Squashable loads: <u>the load is younger than PNR</u> → taint destination register
- Set the corresponding bit in taint file at the write-back stage for every squashable load









SSE-RV implementation - Propagation


- Taints:
 - Output of speculative access instructions
 - Output of instructions with tainted inputs
- Propagation in parallel to functional units through 1-bit extended pipeline registers (chain of instructions) and synchronization queues
 - Every in-flight instruction have #operands 1-bit taint inputs and a 1-bit taint output






SSE-RV implementation - Enforcement

- Detect transmit instructions (loads with tainted addresses) at the memaddrcalc (AGU) stage
- Delay load to cache until all operands are untainted (e.g., load address)
 - Block speculative cache refills
 - Backpressure on the dispatch units
 - Introduce a dis hazard to stall the pipeline, until the branch is resolved
 - ❖ Ops untainted → proceed with cache refills





1 Initialization


2 Propagation

3 Enforcement

> **4** Untainting

SSE-RV implementation - Enforcement

- Enable fencing to:
 - Clear all the MSHRs and prefetch buffers
 - ❖ Block the refill until the transmit instruction is no longer speculative



1 Initialization


2 Propagation


5 Enforcement

4 Untainting

SSE-RV implementation - Untainting

- Disable the fencing and start untainting:
 - A speculative access instruction becomes nonspeculative (branch is resolved)
 - An instruction has all of its inputs untainted
- In case of <u>misprediction</u>, the data and the corresponding taint become invalid (squashed)
- In case of a <u>correct prediction</u>, the data is left intact, but all the taint bits in the taint file will be reset to 0
 - Assuming there is only one batch of in-flight speculative instructions








2 Propagation

3 Enforcement

4 Untainting

Prototyping





- ☐ Kintex-7 XC7K325T-2FFG900C on Genesys-2 board
- ☐ Core frequency = 100MHz
- Small core machine
 - ❖ 1-wide, 3-issue, 16KB D\$ (2 MSHRs), 16KB I\$, 512KB L2\$

SonicBOOM Spectre Attacks

■Replicated Spectre-v1, v2, and v5 on SonicBOOM and open sourced at:

https://chest.coe.neu.edu/?current_page=SOURCE_CODE

Attack	Cycles for one Byte	Bytes per Second (@100MHz)
Spectre-v1	4857203	20
Spectre-v2	4783403	21
Spectre-v5	196591	526

Protection results

Spectre-v1 on Original SonicBOOM

Spectre-v1 on SonicBOOM with SSE-RV

```
m[0x0x50328] = want(!) = ?= quess(hits, dec, char) 1.(3, 33, ...)
                                                                              [0x0x50388] = want(!) =?= guess(hits,dec,char) 1.(1, 0,
m[0x0x50329] = want(") =?= guess(hits,dec,char) 1.(2, 34, ")
                                                                            m[0x0x50389] = want(") =?= quess(hits,dec,char) 1.(1, 0,
m[0x0x5032a] = want(#) = = guess(hits, dec, char) 1.(2, 35, #)
                                                                            m[0x0x5038a] = want(#) =?= quess(hits,dec,char) 1.(1, 0, ) 2.(0, 0,
m[0x0x5032b] = want(S) =?= guess(hits,dec,char) 1.(3, 83, S)
                                                                            m[0x0x5038b] = want(S) =?= guess(hits,dec,char) 1.(1, 0,
m[0x0x5032c] = want(e) =?= guess(hits,dec,char) 1.(2, 101, e)
                                                                            m[0x0x5038c] = want(e) =?= guess(hits,dec,char) 1.(1, 0,
m[0x0x5032d] = want(c) = = quess(hits, dec, char) 1.(4,
                                                                            m[0x0x5038d] = want(c) =?= guess(hits,dec,char) 1.(1, 0,
m[0x0x5032e] = want(r) = = quess(hits, dec, char) 1.(9, 114, r)
                                                                            m[0x0x5038e] = want(r) =?= guess(hits,dec,char)
m[0x0x5032f] = want(e) = = quess(hits, dec, char) 1.(2, 101, e)
                                                                            m[0x0x5038f] = want(e) =?= guess(hits,dec,char) 1.(1, 0,
m[0x0x50330] = want(t) =?= guess(hits,dec,char)
                                                                            m[0x0x50390] = want(t) =?= guess(hits,dec,char)
                                                 1.(2, 116, t)
m[0x0x50331] = want(I) = = quess(hits, dec, char) 1.(6, 73, I)
                                                                            m[0x0x50391] = want(I) =?= quess(hits,dec,char)
m[0x0x50332] = want(n) =?= guess(hits,dec,char)
                                                 1.(2, 110, n)
                                                                            m[0x0x50392] = want(n) = ?= guess(hits, dec, char)
m[0x0x50333] = want(T) = = quess(hits.dec.char) 1.(7, 84, T)
                                                                            m[0x0x50393] = want(T) =?= quess(hits,dec,char) 1.(1, 0,
m[0x0x50334] = want(h) = ?= quess(hits, dec, char) 1.(6, 104, h)
                                                                            m[0x0x50394] = want(h) = ?= quess(hits,dec,char)
m[0x0x50335] = want(e) =?= quess(hits,dec,char) 1.(2, 101, e)
                                                                            m[0x0x50395] = want(e) = ?= quess(hits, dec, char) 1.(1, 0,
m[0x0x50336] = want(S) = ?= quess(hits, dec, char) 1.(4, 83, S)
                                                                            m[0x0x50396] = want(S) =?= guess(hits,dec,char) 1.(1, 0,
m[0x0x50337] = want(0) = ?= quess(hits, dec, char) 1.(1, 0, ) 2.
                                                                            m[0x0x50397] = want(o) = ?= quess(hits, dec, char) 1.(1, 0,
m[0x0x50338] = want(n) =?= guess(hits,dec,char) 1.(2, 110, n)
                                                                            m[0x0x50398] = want(n) =?= guess(hits,dec,char) 1.(1, 0,
m[0x0x50339] = want(i) =?= guess(hits,dec,char) 1.(6, 105, i)
                                                                            m[0x0x50399] = want(i) =?= guess(hits,dec,char) 1.(1, 0,
m[0x0x5033a] = want(c) =?= guess(hits,dec,char)
                                                 1.(2, 99, c)
                                                                            m[0x0x5039a] = want(c) =?= guess(hits,dec,char) 1.(1, 0,
m[0x0x5033b] = want(B) =?= guess(hits,dec,char)
                                                 1.(3, 66, B)
                                                                            m[0x0x5039b] = want(B) =?= guess(hits,dec,char)
m[0x0x5033c] = want(0) = ?= quess(hits, dec, char) 1.(1, 0, ) 2.
                                                                            m[0x0x5039c] = want(0) =?= quess(hits,dec,char) 1.(1, 0,
m[0x0x5033d] = want(0) = = quess(hits, dec, char) 1.(2, 79, 0)
                                                                            m[0x0x5039d] = want(0) =?= guess(hits,dec,char) 1.(1, 0,
                                                                            m[0x0x5039e] = want(M) =?= guess(hits,dec,char) 1.(1, 0,
m[0x0x5033e] = want(M) = ?= quess(hits,dec,char)
```


Secret extracted!

Secret hidden!

Similar results for Spectre-v2 and v5

Performance impact

Configuration	CoreMark Size	Total cycles	Total time (secs)	Iterations/Sec (CoreMark)	CoreMark/MHz	Iterations
Original small core SonicBoom machine	666	43,127	43.1	231.9	2.32	10,000
SSE-RV protected small core SonicBoom machine	666	153,992	154.0	64.9	0.65	10,000



The MiBench[3] performance overhead when only protecting against Spectre-v1

More transmitter instructions \rightarrow more overhead!

[3] M.R. Guthaus, J.S. Ringenberg, D. Ernst, T.M. Austin, T. Mudge, and R.B. Brown, MiBench: A free, commercially representative embedded benchmark suite, WWC-4

Implementation Cost

Unprotected vs. SSE-RV FPGA resources utilization

Configuration	LUT	FF	BRAM	DSP
Unprotected	109790	72930	175	36
SSE-RV	112549(+2.5%)	73414(+0.7%)	175	36

Unprotected vs. SSE-RV core area estimates, 130nm BiCMOS technology

Configuration	Gate count	Total area (μm^2)	Area scaling
Unprotected	509,547	3913320.96	1
SSE-RV	511,693	3929796.48	1.0042

Unprotected vs. SSE-RV core power estimates, 130nm BiCMOS technology

Configuration	Leakage (mW)	Dynamic (mW)	Total (mW)
unprotected	0.2065	286.12	286.33
SSE-RV	0.2071	291.24	291.44

Future work

- □ Enhance the SSE-RV performance in both single and multicore settings
- □ Explore the vulnerability of SonicBOOM to MDS attacks
- □ Extend our methodology to defend against software attacks

Thank you!

Comments/Questions?

sabbagh.m@northeastern.edu

This work was supported in part by the National Science Foundation under Grants SaTC1563697, CNS-1916762, and with the industry support from the Center for Hardware and Embedded Systems Security and Trust (CHEST) and Draper Laboratory.